High Performance Organic Electrochemical Transistors and Logic Circuits Manufactured via a Combination of Screen and Aerosol Jet Printing Techniques

Anatolii Makhinia, Kathrin Hübscher, Valerio Beni, and Peter Andersson Ersmann*

This work demonstrates a novel fabrication approach based on the combination of screen and aerosol jet printing to manufacture fully printed organic electrochemical transistors (OECTs) and OECT-based logic circuits on PET substrates with superior performances. The use of aerosol jet printing allows for a reduction of the channel width to $\approx 15\,\mu m$ and the estimated volume by a factor of $\approx 40$, compared to the fully screen printed OECTs. Hence, the OECT devices and OECT-based logic circuits fabricated with the proposed approach emerge with a high ON/OFF ratio ($10^3–10^4$) and remarkably fast switching response, reaching an ON/OFF ratio of $>10^3$ in 4–8 ms, which is further demonstrated by a propagation delay time of just above 1 ms in OECT-based logic inverter circuits operated at a frequency of 100 Hz. All-printed monolithically integrated OECT-based five-stage ring oscillator circuits further validated the concept with a resulting self-oscillation frequency of 60 Hz.

1. Introduction

Printed electronics (PE) enables the manufacturing of cost- and material-efficient electronic devices and systems on various flexible large-area substrates, e.g., paper, plastic, and textile.[1,2] This has paved the way for the development of a variety of novel electronic devices that can be used in a broad range of application areas, e.g., distributed healthcare, Internet of Things (IoT), and optoelectronics.

Standard fabrication techniques, such as screen, inkjet, gravure, and more recently, aerosol jet printing (AJP), are continually expanding the number of applications at a remarkable rate. In the field of PE, these deposition techniques have been used for fabrication and integration of digital logic circuits,[3] displays,[4,5] and sensors[6] on flexible substrates.

A. Makhinia, K. Hübscher, V. Beni, P. Andersson Ersmann
RISE Research Institutes of Sweden
Digital Systems – Smart Hardware – Printed
Bio- and Organic Electronics
Bredgatan 33, Box 787, Norrköping SE-60221, Sweden
E-mail: peter.andersson.ersman@ri.se

© 2022 The Authors. Advanced Materials Technologies published by Wiley-VCH GmbH
www.advmattechnol.de

© 2022 The Authors. Advanced Materials Technologies published by Wiley-VCH GmbH

Nowadays, most electronic gadgets comprise integrated circuits containing transistors, the key active components of modern electronics. Synthesis of novel organic materials has fostered the development of organic transistors controlled via electrolytic interfaces: (i) organic electrochemical transistors (OECT) and (ii) electrolyte-gated field-effect transistors (EGOFET); two devices that are governed by different operation mechanisms, partly originating from the features of the organic semiconductors used as channel materials.[7] In the OECT, charges are contained in the entire bulk of the organic semiconductor, giving rise to the high volumetric capacitance, resulting in high current density, and reduced transition time, high ON/OFF ratio, simplified device architectures, and low operation voltages of approximately 1 V. However, the enormous device capacitance also results in slow transistor response; this can be explained by the fact that the OECT relies on the movement of ions from the electrolyte into the bulk of the channel, and vice versa. Conversely, in EGOFETs, charges accumulate at the interface between the semiconductor and the electrolyte due to the electric double layers, resulting in shorter switching time, equally low switching voltages, similar ON/OFF ratio, but clearly lower current throughput.[8,9]

Emerging application areas for organic transistors, especially OECTs, are biosensing,[10,11] electrophysiological recording,[12] neuromorphic devices,[13] and printed circuits.[3] The thickness of the electrolyte layer is noncritical from a device functionality point of view. In screen printed devices, the electrolyte thickness typically exceeds 10 µm, thereby paving the way for robust device architectures empowering large-scale manufacturing via reliable printing techniques.[14]

An OECT is a three terminal device in which the source and drain electrodes are electronically connected via an organic semiconducting channel material, and a gate electrode is ionically linked to the channel by the electrolyte. Poly(3,4-ethylenedioxythiophene) doped with poly(styrene sulfonate) (PEDOT:PSS) is commonly used as the organic conjugated polymer in printed OECT channels.[15]

Various OECT device architectures and materials have been explored in the last decade to improve the OECT switching response. As a result, by replacing PEDOT:PSS with carbon as the source and drain electrodes, short switching times and symmetric switching behavior have been reported in printed OECTs relying on PEDOT:PSS-based channels.[16] In 2017,
this OECT architecture was used in a report covering the first fully screen printed digital circuits relying on vertically stacked OECTs.\[17\] Recently, large-scale integrated circuits including more complex screen printed OECT-based logic circuits with high ON/OFF ratio (>10\(^4\)) and short switching times (20–30 ms) were reported.\[3\] In 2021, fully screen printed OECT-based inverters and three-stage ring oscillators were demonstrated. A propagation delay of ≈12 ms (with proper \(V_{\text{OUT}}\) voltage levels) was obtained for the inverters, while an oscillation frequency of ≈20 Hz and a propagation delay of ≈7 ms were achieved for the ring oscillators.\[18\] Hence, fully screen printed PEDOT:PSS-based OECTs and logic circuits have been reported previously, however, not combined with the AJP technique that herein leads to a new OECT manufacturing approach, as evidenced by inverters and five-stage ring oscillators with remarkable switching characteristics.

Improving the performance of the OECTs is associated with materials, fabrication techniques, and device architectures.\[3,16–18\] With the use of appropriate fabrication methods, crucial features and design flexibility can be achieved; in OECTs, it is in particular the reduction of area and thickness of the channel material that is important to enable shorter switching times. The AJP technique demonstrates the fabrication of highly precise and complex patterns, where feature sizes of 10–20 \(\mu\)m have been achieved.\[19,20\] This allows for use in a large variety of devices and applications on both planar and non-planar substrates, e.g., biosensors and integrated circuits.\[21,22\]

The team of Frisbie was the first to explore the potentiality of AJP, alone or in combination with other techniques, e.g., photolithography\[22,23\] and stencil printing,\[24\] in the manufacturing of ion gel electrolyte-gated transistors (EGT). In 2010, in one of the pioneering works, they demonstrated the possibility of combining standard photolithography (electrode patterning) with AJP in the manufacturing of P3HT-based ion gel electrolyte-gated transistors with \(<10^{10}\) A OFF-current levels and short switching time of 1.3 ms (for a channel length of 10 \(\mu\)m).\[22\] In 2014, the same team further developed this work by evaluating the performance of EGTs using aerosol jet printed source and drain electrodes and by demonstrating the manufacturing of circuits (e.g., ring oscillator and inverter) relying on p- and n-type semiconducting channel materials.\[25,26\]

Here, we demonstrate fast and flexible manufacturing of OECTs with vertically stacked gate electrodes via a combination of screen and aerosol jet printing (SP and AJP) techniques. The proposed fabrication approach takes advantage of the reliability and speed of the well-established screen printing technology and high resolution of the AJP technique. Both area (width and length) and thickness of the channel material are crucial for the switching performance of OECTs since the current flow occurs in the entire bulk of the channel. Hence, the resolution and thickness of printed OECT channels deposited via both screen and AJP techniques have been evaluated in this work. The AJP of ∼15 \(\mu\)m wide channels resulted in a substantial reduction of the channel volume as compared to the OECT channels deposited via conventional screen printing. Consequently, the reduced channel volume implies shorter transistor switching times, i.e., the OFF-to-ON and ON-to-OFF switching time corresponds to ∼16 and ∼4 ms, respectively. In addition, the AJP devices exhibit high ON/OFF ratios of >25 000 and >10 000 (two different geometries and volumes of the AJP channels) as well as lower switching voltages, as evidenced by that an input voltage window of 1 V could be used, thereby ensuring longer operational lifetime. Moreover, OECT-based logic inverter circuits were operated at 100 Hz with propagation delays of ≈1.2 ms, which is a significant improvement as compared to previously reported attempts.\[3,17,18\] All-printed five-stage ring oscillator circuits further validated the manufacturing approach with a self-oscillation frequency of ≈60 Hz and a propagation delay per stage of ≈1.7 ms. Therefore, this manufacturing approach allows for the printing of OECT-based logic circuits on flexible substrates and creates a path to other applications where the robustness of screen printing and the high resolution of AJP can be used.

2. Results

2.1. Use of Different Printing Techniques for the Fabrication of Organic Electrochemical Transistors (OECTs)

Different deposition techniques can be used to provide deposited layers with different characteristics in terms of thickness and critical dimensions. The selection of the deposition method is a key to achieve design flexibility and improved device switching performances.

To prove this, a series of OECTs were printed. The OECT channels were deposited either by screen or aerosol jet printing, and the remaining OECT layers were deposited by screen printing.

The screen printed channels were used as a reference to benchmark the performances of the OECTs developed by SP and AJP techniques. The sole use of screen printing for OECT manufacturing has been widely explored by RISE, and in-depth analyses of this technology can be found in previous reports.\[14,16,18,27\]

The manufacturing of the OECT device comprises six deposition steps (Figure 1a). More specifically: printing of Ag-based interconnects and contact pads (Step 1), deposition of the PEDOT:PSS-based channel and gate electrodes (Steps 2 and 6), printing of the carbon-based source and drain electrodes (Step 3), deposition of an insulating layer (Step 4), and an electrolyte layer (Step 5). These steps are followed by an optionally printed insulating layer to provide mechanical protection of the final device (Figure 1f). In order to implement the envisaged variation in the geometrical properties of the channels (e.g., width, length, and thickness), Step 2 of the process was performed by using either screen or aerosol jet printing techniques (Figure 1b,d). As clearly shown in Figure 1c,e, the PEDOT:PSS-based channels deposited with the two different techniques showed significantly different channel widths; those manufactured by aerosol jet printing were approximately one order of magnitude narrower. The resulting OECTs, in which the different printed layers have been deposited via a combination of SP and AJP techniques, are shown by the optical microscope image in Figure 1f and the photograph in Figure 1g.

The estimated mean volumes of the OECT channels (Table 1), defined by the mean values of the width (W), length (L), and thickness (t), were evaluated and correlated to the key characteristics of the resulting devices. Moreover, variations and limitations in printing resolution and channel thickness, with respect to each printing technique, were explored.
In devices denoted Fully SP, the channel was screen printed, while in the SP + AJP large, SP + AJP medium, and SP + AJP small versions, the channels were fabricated by aerosol jet printing. The latter three sets of OECT devices (SP + AJP) were having different W, L, and t, thus large, medium, and small refer to the difference in channel volume (Table 1).

To investigate the effect of the channel design on the OECT key switching characteristics, the four different OECT channel geometries were characterized via transfer measurements (Table 2 and Figure 2a). The dynamic measurements were performed for two of these OECT versions (SP + AJP large and small), to evaluate the difference in switching time (Figure 2b) between the largest and smallest channel volumes (Table 1) and to show the reproducibility of the printed devices (Figure 2c,d). Hence, these measurements provided the key parameters for the evaluation of standalone OECTs: switching time, switching voltage, transconductance, ON and OFF drain current values ($I_{D,ON}$ and $I_{D,OFF}$), and ON/OFF ratio ($I_{D,ON}/I_{D,OFF}$).

Figure 1. Illustration of the fabrication sequence and the different layers deposited via various printing techniques. a) The steps and schematics of the manufacturing process are described. b–e) Description of step 2 of the manufacturing process: the deposition of the organic electrochemical transistor (OECT) channel between the carbon-based source and drain electrodes. b,c) Schematic and the corresponding optical microscope image of a screen printed OECT channel. d,e) Schematic and the corresponding microscope image of an aerosol jet printed OECT channel. f) An optical microscope image showing various printed layers in one of the OECTs. g) A photograph showing a set of OECTs printed on a PET substrate.
While the $I_{D,\text{OFF}}$ and $I_{G,\text{OFF}}$ current levels recorded for all three versions of SP + AJP OECTs were comparable ($=30–40$ nA), appreciable differences were observed for the gate voltages at which the channels are fully depleted ($V_{G,\text{OFF}}$) for both SP + AJP and fully screen printed OECTs; decreased channel volume resulted in lowered $V_{G,\text{OFF}}$: $1.24 \pm 0.02$ V (Fully SP), $1.16 \pm 0.02$ V (SP + AJP large), $1.18 \pm 0.008$ V (SP + AJP medium), and $1.12 \pm 0.02$ V (SP + AJP small). The impact of the channel geometry and volume can be better appreciated by comparing $I_{D,\text{ON}}$ current levels and transconductance of the OECTs, which are $357 \pm 55.9$ $\mu$A and $2.7 \pm 0.17$ $\mu$A for the SP + AJP small device, and $921 \pm 25.5$ $\mu$A and $3.9 \pm 0.36$ $\mu$A for the SP + AJP large device; the latter corresponds to $\approx 32$ $\mu$S.

Figure 2b shows the dynamic measurements recorded for two of the SP + AJP OECTs at $5$ Hz. As can be seen, the major difference between the two OECT types lies in that different ON/OFF ratios are obtained: $\approx 9800$ and $\approx 5800$ for the SP + AJP small and SP + AJP large devices, respectively.

Further data analysis also highlighted a difference in switching time. For the device SP + AJP large, a switching time from OFF-to-ON (switching from $10\%$ to $90\%$ of the $I_D$ maximum value) of $\approx 32$ ms was recorded, while the switch from ON-to-OFF (switching from $90\%$ to $10\%$ of the $I_D$ maximum value) required $\approx 8$ ms. For the device SP + AJP small, the OFF-to-ON switching time was $\approx 16$ ms, while the device switched from ON-to-OFF in $\approx 4$ ms. It should be noted that $4$ ms is the minimum sampling interval of the measurement system in this case.

### 2.2. OECT-Based Logic Inverter Fabricated by the Combination of Screen and Aerosol Jet Printing

The inverter circuit is a fundamental building block used in many logic gates and digital circuits, and screen printed OECT-based inverters have been reported previously.[3,17,18] However, there is still room for improvement of the switching performance of these inverters in order to enable even more applications. The OECT switching time is governed by several parameters, where the capacitance between the gate electrode and the channel plays a significant role. Hence, decreasing the volume of the channel will inevitably result in shorter OECT switching time due to the lowered device capacitance. This will, in turn, shorten the propagation delay in inverters and thereby also improve the switching performance in more advanced logic circuits containing a number of cascade-coupled inverters. From the dynamic measurements (Figure 2b) reported in Section 2.1, the SP + AJP small OECT version exhibited the shortest switching time. Therefore, this version was further used for the fabrication of SP + AJP inverters and ring oscillators.

It is crucial to match the logic input voltage signal ($V_{\text{IN}}$) and the output voltage levels ($V_{\text{OUT}}$) to enable logic propagation in printed circuits. Additionally, upon increasing the frequency, e.g., from $10$ to $100$ Hz, may cause changes in the propagation delay when comparing the HIGH and LOW $V_{\text{OUT}}$ levels. When the $V_{\text{OUT}}$ signal transits from the LOW state (HIGH state) to the HIGH state (LOW state), or vice versa, and reaches $50\%$ of the $V_{\text{IN}}$ voltage window, it is denoted as tPLH and tPHL, respectively. The propagation delay of the inverter circuit is defined as the average value of tPHL and tPLH.

In a first approach, the inverter circuit (Figure 3a,b) was created by using SP + AJP small OECTs in conjunction with discrete resistors connected on a breadboard to allow for reconfiguration of the resistor values. The inverter circuit relies on voltage division in the resistor ladder, where the resistor values and the supply voltage levels define the $V_{\text{OUT}}$ levels. The $V_{\text{IN}}$ signal is connected to the gate electrode of the OECT, thereby defining the conduction state of the OECT channel. The inverted $V_{\text{OUT}}$ signal will toggle between two well-defined voltage levels by carefully selecting resistor values.

### Table 1. Features of all-printed organic electrochemical transistors (OECTs).

<table>
<thead>
<tr>
<th></th>
<th>Fully SP</th>
<th>SP + AJP large</th>
<th>SP + AJP medium</th>
<th>SP + AJP small</th>
</tr>
</thead>
<tbody>
<tr>
<td>Width (W) [µm]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>158.2 ± 3.3</td>
<td>20.6 ± 1.2</td>
<td>17.5 ± 0.8</td>
<td>14.5 ± 0.4</td>
<td></td>
</tr>
<tr>
<td>Length</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>89.6 ± 2.6</td>
<td>86.5 ± 1.1</td>
<td>87.3 ± 3.1</td>
<td>70.3 ± 4.3</td>
<td></td>
</tr>
<tr>
<td>(L; source-drain separation) [µm]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thickness (t) [µm]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>0.5±0.02</td>
<td>0.56</td>
<td>0.42</td>
<td>0.31</td>
<td></td>
</tr>
<tr>
<td>Estimated volume [µm³]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>7.080</td>
<td>500</td>
<td>320</td>
<td>160</td>
<td></td>
</tr>
</tbody>
</table>

### Table 2. Key characteristics extracted from the transfer sweeps from a set of printed organic electrochemical transistors (OECTs) of each geometry.

<table>
<thead>
<tr>
<th></th>
<th>Fully SP</th>
<th>SP + AJP large</th>
<th>SP + AJP medium</th>
<th>SP + AJP small</th>
</tr>
</thead>
<tbody>
<tr>
<td>–$I_{D,\text{ON}}$ [mA]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>415 ± 38.5</td>
<td>921 ± 25.5</td>
<td>656 ± 35.9</td>
<td>357 ± 34.5</td>
<td></td>
</tr>
<tr>
<td>–$I_{D,\text{OFF}}$ [mA]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>46 ± 4.3</td>
<td>36.3 ± 5.2</td>
<td>29.3 ± 5.2</td>
<td>35.3 ± 4.6</td>
<td></td>
</tr>
<tr>
<td>$V_{G,\text{ON}}$ [V]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>1.24 ± 0.02</td>
<td>1.16 ± 0.02</td>
<td>1.18 ± 0.008</td>
<td>1.14 ± 0.02</td>
<td></td>
</tr>
<tr>
<td>$I_{G,\text{ON}}$ [A]</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>4.0 ± 5.7</td>
<td>4.3 ± 4.2</td>
<td>3.2 ± 3.8</td>
<td>3.4 ± 3</td>
<td></td>
</tr>
<tr>
<td>–$I_{D,\text{ON}}$, $I_{D,\text{OFF}}$</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
<td>Mean ± SD</td>
</tr>
<tr>
<td>8989 ± 274</td>
<td>25 923 ± 3885</td>
<td>22 983 ± 3809</td>
<td>10 194 ± 576</td>
<td></td>
</tr>
</tbody>
</table>
and supply voltages. The following values were used for the resistors connected on a breadboard to target a $V_{OUT}$ window ranging between $\approx 0$ and $\approx 1$ V: $R_1 = 40.7$ kΩ, $R_2 = 18.4$ kΩ, and $R_3 = 47$ kΩ. The dynamic response of the inverter, shown in Figure 3d,e, reveals that the digital LOW and HIGH output voltages when applying a square wave $V_{IN}$ signal alternating between 0 and 1 V at a switching frequency of 10 Hz are lower than 0.005 V and higher than 0.9 V, respectively, while the $V_{OUT}$ levels are ranging between 0.01 and 0.9 V for $V_{IN}$ oscillating at 100 Hz. The resulting signal propagation delays of this inverter are 1.85 and 1.2 ms at 10 and 100 Hz, respectively.

In a second approach, the SP + AJP small OECT-based inverter was instead created through monolithic integration with printed resistors having the values $R_1 = 280$ kΩ, $R_2 = 106$ kΩ, and $R_3 = 224$ kΩ (Figure 3f,g), thereby targeting $V_{OUT}$ levels of $\approx 0$ V (digital LOW) and $\approx 1$ V (digital HIGH). These inverters were characterized by applying a square wave $V_{IN}$ signal varying between 0 and 1 V at 10 and 100 Hz. At 10 Hz, as shown in Figure 3f, the recorded LOW and HIGH $V_{OUT}$ levels are lower than 0.005 V and higher than 0.965 V, while a $V_{OUT}$ voltage window ranging between 0.1 and 0.962 V was recorded at a $V_{IN}$ frequency of 100 Hz (Figure 3g). The signal propagation delays of the all-printed inverter are 1.55 ms at 10 Hz and 1.1 ms at an operating frequency of 100 Hz, for a $V_{IN}$ voltage window ranging between 0 and 1 V, i.e., the propagation delays are similar when comparing the two approaches. In contrast, the values demonstrated in previous reports exhibited propagation delays of $\approx 50$ ms\textsuperscript{3} and more recently $\approx 12$ ms\textsuperscript{18} with a maximum operation frequency of 10 Hz. Further analysis of the dynamic response in all-printed inverters after cycling for 60 s can be seen in Figure S1 (Supporting Information). Moreover, the switching time was also extracted from the 10% to 90% (LOW to HIGH) and 90% to 10% (HIGH to LOW) switching of the output voltage signal of the all-printed inverter,\textsuperscript{28} which resulted in a switching time of $\approx 4.5$ and $\approx 10$ ms, respectively, at an operational frequency of 10 Hz. The noise margin (NM), based on the voltage transfer...
characteristics of the inverter, was estimated to \( \approx 14\% \) with a peak voltage gain of \( \approx 5.8 \) (Figure 3c). It should be noted that NM values up to \( \approx 18\% \) have been recorded, but at slightly lower gain. These values are comparable to those previously reported for fully screen printed OECT-based inverters [27] and indicate that SP\textsuperscript{+}AJP OECT-based inverters can tolerate certain levels of noise in both logic states.

2.3. All-Printed Five-Stage Ring Oscillator

A ring oscillator circuit was designed and manufactured to demonstrate the applicability of the proposed all-printed inverter in more complex circuitry. A ring oscillator circuit is created by cascade-coupling an odd number of inverters, where the output signal of the last stage is fed back to the input of the first inverter stage in the chain. Here, a five-stage ring oscillator is printed to demonstrate the concept. The proposed device also allows for an estimation of the average propagation delay. OECTs with the SP + AJP small architecture were implemented in the ring oscillator design. A photograph of a fully printed five-stage ring oscillator is shown in Figure 4a. The circuit self-oscillates upon applying the supply voltages to the resistor ladders of the inverters, hence, no input signal to the first inverter stage in the chain is required. As shown in Figure 4b, the LOW and HIGH output voltage levels are 0.32 and 0.80 V. However,
The inherent feature of an OECT to transport charges within the complete bulk of the channel material makes the volume of the channel, and consequently the thickness combined with the lateral dimensions, critical for the resulting switching performance of the device, as evidenced by the results in the previous section. In this work, we demonstrate all-printed OECTs with enounced performances that meet the requirements for many printed circuit applications in terms of short switching times.

This has been achieved by taking advantage of two different printing technologies, thereby bridging the versatility and robustness of screen printing with the high resolution (>10–20 μm) of aerosol jet printing. In the proposed novel fabrication approach, all the layers except the PEDOT:PSS-based channel were reliably screen printed, while aerosol jet printing was used to print the active channel material at different geometries and thicknesses.

The use of aerosol jet printing allowed for significant changes of the geometrical dimensions of the channel, namely width and thickness, thereby the estimated channel volume was reduced by a factor of ≈40, as compared to screen printed OECT channels (Table 1). Hence, the overall device capacitance was lowered, which in turn is expected to result in faster switching response. This is demonstrated through measurements of standalone OECTs, all-printed OECT-based inverters, and all-printed ring oscillator circuits consisting of five inverters connected in series. As shown in Figure 2b, standalone OECTs with AJP channels show almost full current modulation (ON/OFF ratio >10) within ≈4–8 ms for both switching directions upon applying a square wave gate voltage signal, which is an improvement in comparison with OECTs having screen printed channels (20–225 ms). In addition to this, the transfer characteristics show consistent switching behavior and low \( V_{G,OFF} \) levels; the former ensures reliable propagation of the logic signal through more advanced all-printed logic circuits and the latter could result in extended operational lifetime due to the lowered voltage strain. The voltage strain is defined as the voltage difference between the gate and drain voltages \( V_{GD} \) during operation of OECTs and OECT-based logic circuits, and improper inverter design in combination with high \( V_{G,OFF} \) amplitude may lead to \( V_{GD} \) values exceeding 3 V, which in turn results in severe parasitic side reactions due to the hygroscopic behavior of the electrolyte. Hence, an OECT architecture that exhibits low \( V_{G,OFF} \) is critical to suppress the contribution from parasitic reactions, and this is obtained in the reported devices due to the thin AJP channels, thereby simplifying ion transport throughout the complete bulk of the channel material.

The characteristics of the SP + AJP printed inverters are shown in Figure 3. Here, an oscilloscope was used to record the \( V_{IN} \) and \( V_{OUT} \) signals to ensure sufficiently high sampling rate. The propagation delay of an inverter is an important parameter since it determines the maximum operational frequency of the logic circuit. The OECT manufacturing approach developed herein results in inverter propagation delays just above 1 ms, and adequate \( V_{OUT} \) levels are reached even upon providing the \( V_{IN} \) signal at 100 Hz. This is a remarkable result that further advances the all-printed OECT technology, especially considering that the electrolyte layer is screen printed and UV-cured, thereby resulting in a much lower ionic conductivity in comparison with aqueous salt solutions and ionic liquids often used in conjunction with OECTs manufactured by photolithography in the literature.

To further demonstrate the manufacturing approach and elaborate more on the topic of propagation delay, five-stage ring oscillators were monolithically integrated onto the flexible substrate. Each ring oscillator comprises five cascade-coupled inverters, where \( V_{OUT} \) of the last inverter stage is connected in a feedback loop to the input of the first inverter in the chain, hence, no external \( V_{IN} \) signal is required. The ring oscillator shown in Figure 4 was self-oscillating at a frequency of ≈60 Hz, corresponding to a propagation delay of 1.66 ms. In other words, the propagation delays obtained for standalone inverters (1.1 ms at 100 Hz and 1.55 ms at 10 Hz) and ring oscillators (1.66 ms) are relatively similar, which is an important result showing the possibility to use OECT-based inverters in more advanced cascade-coupled logic circuits.

Finally, it should be mentioned that the switching times of the standalone OECTs (Figure 2) and the propagation delays of
inoters (Figure 3) and ring oscillators (Figure 4) are deviating. At first glance, this may seem contradictory since the very same SP + AJP OECT architectures are used throughout the report. However, this is explained by that the switching time of standalone OECTs is determined by full current modulation (ON/OFF ratio >10^3 of the channel). This switching time criterion is more difficult to fulfill, and thereby requires longer time as compared to the propagation delay obtained in inverters and ring oscillators; the circuits only require that a small portion of the full current modulation window (ON/OFF ratio >400) is reached in order to generate adequate voltage levels at the V_{OUT} measurement node.[4]

To the best of our knowledge, the reported values of the propagation delay (=1 ns at an operating frequency of 100 Hz) and the self-oscillation frequency (=60 Hz) of five-stage ring oscillator circuits are clearly beyond previously reported state-of-the-art all-printed OECT-based inverters and ring oscillators. Therefore, the achievements reported herein pave the way toward robust and reliable all-printed OECT-based logic circuits through the combination of screen and aerosol jet printing, with unprecedented switching performances in the resulting OECT devices and OECT-based logic circuits. The combination of these sheet-based printing techniques will bring flexibility and serve as a stepping stone from which various printed (bio)electronic applications will emerge, including OECT-based biosensors, devices for electrophysiological recording, and logic circuits.

4. Experimental Section

Fabrication of OECTs via the Combination of Different Printing Techniques: The screen printing was performed using a DEK Horizon 03X under ambient conditions (±22 °C and 50 RH%). As depicted in Figure 1a, the fabrication of OECTs includes at least six printing steps to deposit the different layers. Plastic films (125 µm thick PET, Polifoil purchased from Policrom) were used as flexible substrates; prior to use, the plastic substrates were thermally stabilized by preheating in the oven for 30 min at 150 °C. Polyester-based screens with different mesh sizes (depending on the deposited layer) were acquired from Marabu Scandinavia AB and used in the screen printing process.

In Step 1, a commercially available silver paste (Ag 5000 from DuPont) was printed on the PET substrates to create interconnects and contact pads. Step 2 includes printing of the PEDOT:PSS-based channel. Different PEDOT:PSS inks were used depending on the ink requirement for the respective deposition technique: screen printing (Clevios S V4 screen printing paste from Heraeus) and aerosol jet printing (P JET 700N ink for inkjet printing from Heraeus). Before depositing the channel via aerosol jet printing, the inkjet ink (P JET 700 N) was ultrasonicated for 15 min and then filtered via a 0.45 µm syringe filter (Acrodisc) with a PVDF membrane to disperse the ink and remove particle agglomeration. To achieve 15 µm line width, a nozzle diameter of 150 µm was used for the aerosol jet printing process. Microscope images of the OECT channels, fabricated via different printing techniques, are shown in Figure 1c.e.

In Step 3, a carbon paste (7102 from DuPont) was used to deposit the source and drain electrodes and establish electrical contacts with the silver.

Step 4 includes screen printing of an insulating layer (UVSF from Marabu); the purpose of this layer is to define the opening between the source and drain electrodes that, in turn, confine the subsequent screen printed electrolyte layer in Step 5. It should be noted that the insulating layer is optional, it is not needed for the OECT device functionality, but it may have a positive effect on the reproducibility of the device characteristics.

In Step 5, the electrolyte (E003 provided by RISE) layer was screen printed onto the PEDOT:PSS-based channels.

In Step 6, the gate electrode material (Clevios S V4 from Heraeus) was screen printed on top of the solidified electrolyte layer, forming vertically stacked OECTs. A magnified area of an all-printed OECT is shown by the microscope image in Figure 1f, while the photograph in Figure 1g shows a set of OECTs printed on the flexible PET substrate.

Steps 1–3 and 6 include annealing, either by using a conveyor belt oven (for the screen printed layers) or using a convection oven (for the aerosol jet printed layer) at 120 °C after each printing step. Steps 4 and 5 are cured by UV light irradiation.

The geometry (width, length, and thickness) of the printed layers have been estimated using an optical profilometer (PLU neox from Sensofar) and by using an optical microscope from Leica Microsystems. The resulting thicknesses of various layers printed on flexible PET substrates are the following: silver pads and interconnects 11 µm, carbon 9 µm, insulator 15 µm, and electrolyte 13 µm. The thicknesses of the three sets of aerosol jet printed channels are ~0.31, ~0.42, and ~0.56 µm, while the screen printed channels are ~0.5 µm thick (with a roughness of 30 nm).[4] These thickness values were obtained by the optical profilometer (Figure S3, Supporting Information). The lengths of the OECT channels, defined by the distance between the screen printed source and drain electrodes, were 89.6 ± 2.6, 86.5 ± 1.1, and 87.3 ± 1.1 µm for the Fully SP, SP + AJP large and SP + AJP medium OECTs, respectively, and 70.3 ± 4.3 µm for the SP + AJP small OECTs. The OECT channel widths are limited by the resolution of the respective printing technique being used; see Table 1 for further details. The volumes of the SP and AJP Channels were estimated and provided as mean ± standard deviation (SD) values. To determine the mean and SD values, a set of OECTs comprising up to five devices was used for the respective design.

Electrical Characterization: All the measurements were carried out under controlled conditions: ±22 °C and ±50 RH%. Electrical characterization of the devices was performed by transfer sweeps (I_D – drain current vs. V_G – gate voltage) and dynamic measurements (I_D vs. time). The transfer characteristics of OECTs and inverters were recorded by using a semiconductor parameter analyzer (HP/Agilent 4156B). The drain voltage (V_D) was set to −1 V, while the gate voltage was stepped from 0 to 1.5 V, and then back to 0 V, in incremental steps of 10 mV. Thus, I_D,ON and I_D,OFF denotes the drain current at an applied gate voltage of 0 or 1.5 V, respectively. For the dynamic measurements, the parameter analyzer was used to record I_D vs. time at a constant V_D of −1 V, while a function generator (Agilent 33210A) was used to provide V_G between 0 V (I_D,ON) and 1.5 V (I_D,OFF) for standalone OECTs, and V_G between 0 and 1 V for the inverter circuits. A digital storage oscilloscope (DSOX1204G from Keysight) was used to record the input and output voltage levels from the all-printed circuits at higher resolution, while the parameter analyzer provided the supply voltages.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under the Marie Skłodowska-Curie grant agreement No 813863 (BORGES) and the European Union’s Horizon 2020 research and innovation programme under the grant agreement No 825339 (WEARPLEX).
Conflict of Interest
Acreo AB filed a patent application related to the electrolyte used in this work, through the World Intellectual Property Organization, international publication number WO 2012/136781, filed on 5 April 2012, granted on 19 June 2018 with patent number US 1000169082. A.P.E. filed a patent application via Acreo AB, through the World Intellectual Property Organization, international publication number WO 2011/042430, filed on 5 October 2010, granted on 19 August 2014 with patent number US 8810888B2. The other authors declare no competing interests.

Data Availability Statement
The data that support the findings of this study are available from the corresponding author upon reasonable request.

Keywords
aerosol jet printing, OECT, PEDOT:PSS, printed electronics, screen printing

Received: January 27, 2022
Revised: April 14, 2022
Published online: May 31, 2022