

FinalThesis

**TheCountingAlgorithmforsimulationof
million-gatedesigns**

by

KlasArvidsson

LITH-IDA/DS-EX--04/046--SE

2004-05-12

Final Thesis

**The Counting Algorithm for simulation of
million-gated designs**

by

Klas Arvidsson

LiTH-IDA/DS-EX--04/046--SE

2004-05-12

Supervisor: Bengt Werner

Examiner: Erik Larsson

Abstract

A key part in the development and verification of digital systems is simulation. But hardware simulators are expensive, and software simulation is not fast enough for designs with a large number of gates. As today's digital designs constantly grow in size (number of gates), and that trend shows no sign to end, faster simulators are needed.

digital systems is
and software
large number of gates. As
number of gates), and that
large million of gates are

We investigate how to create a software gate-level simulator able to simulate a high number of gates fast. This involves a trade-off between memory requirement and speed. A compact netlist representation can utilize cache memories more efficient but requires more work to interpret, while high memory requirements can limit the performance to the speed of main memory.

simulator able to
a trade-off between
representation can
more work to interpret,
man to the speed of

We have selected the Counting Algorithm to implement the experimental simulator MICA. The main reason for this choice is the compact way in which gates can be stored, but still be evaluated in a simple and standard way.

the experimental
the compact way in
as simple and standard

The report describes the issues and solutions encountered and evaluates the resulting simulator. MICA simulates a SPARC architecture processor called Leon. Large netlists are achieved by simulating several instances of this processor. Simulation of 128 instances is done at a speed of 9 million gates per second using only 3.5 MB memory. In MICA this design corresponds to 2.5 million gates.

entered and evaluate the
architecture processor
ting several instances of
at a speed of 9 million
his design

Content

1	INTRODUCTION	3
1.1	MOTIVATION	3
1.2	PURPOSE.....	4
1.2.1	<i>Goal</i>	4
1.2.2	<i>Limitations</i>	4
1.3	PROBLEM DEFINITION	4
1.4	IMAGINE EMIL WITHAN X MILLIONGATEDESIGN	6
1.5	GATE-LEVELSIMULATION	7
1.6	COMPUTERARCHITECTURE	8
1.7	LEON	9
2	RELATEDWORK.....	10
2.1	EMIL	10
2.2	SIMULATORCONCEPTS	11
2.2.1	<i>Timeandsignalmodeling</i>	11
2.2.2	<i>Algorithmchoices</i>	11
2.2.3	<i>Gateordering</i>	12
2.2.4	<i>Implementationstrategies</i>	14
2.2.5	<i>Netlistrepresentation</i>	15
2.2.6	<i>Combinations</i>	16
3	APPROACH.....	17
3.1	SOLUTIONSTRATEGIES	17
3.2	NETLISTREPRESENTATION	18
3.3	MAINPROBLEMS	19
3.3.1	<i>Problem1,incompatiblegates</i>	19
3.3.2	<i>Problem2,netsarenotequalsized</i>	20
4	IMPLEMENTATION	21
4.1	OVERVIEW.....	21
4.2	FUNCTION EXTRACTION	21
4.3	COUNT CLASSIFICATION.....	22
4.3.1	<i>Asynchronousgates</i>	22
4.3.2	<i>Synchronousgates</i>	24
4.4	GATE SPLITTING.....	24
4.5	LEVELIZATION.....	25
4.6	NETLIST OPTIMIZATION.....	25
4.7	SIMULATION NETLIST.....	25

4.8	SIMULATION	27
4.8.1	Gateevaluation.....	27
4.8.2	Mainsimulationloop.....	28
4.8.3	Queuesystem.....	29
4.9	TESTSETUP	30
4.10	VERIFICATION	31
5	RESULT.....	32
6	CONCLUSION	37
7	FUTUREOPTIMIZATIONS.....	38
7.1	REMOVE FIXATGATES	38
7.2	REMOVEUNNECESSARYGATES	38
7.3	REDUCESTRUCTURESIZEFURTHER	38
7.4	SPECIAL MUX21 AND FDS2L TYPES.....	39
7.5	CIRCULARQUEUESYSTEM	39
7.6	TAKECAREOFCLOCKTIMING	39
7.7	ASSEMBLEMAINEVALUATIONLOOP	39
7.8	PARTITIONSANDCOMPILEDSUPER -GATES.....	40
7.9	ORDERGATESBYEVALUATIONFREQUENCY	40
7.10	HARDWARESUPPORT	40
8	EXPLANATIONS.....	41
9	ACKNOWLEDGEMENTS	43
10	REFERENCES.....	44
11	APPENDIXA,STATISTICS	I
11.1	SPLITSTATISTICS	I
11.2	SCHEDULEANDEVALUATIONSTATISTICS	II
11.3	FAN-OUTSTATISTICS	II
12	APPENDIXB,GRAMMAR.....	III

1 Introduction

1.1 Motivation

Today's digital systems are growing larger and larger in terms of complexity and the number of transistors that can fit on one chip. With the concept of system-on-chip entire systems can fit on a single chip. As entire platforms of processor with cache, ASIP, ASIC, memories etc. now fit on one chip, simulation grows important as crucial part in several important design steps. Many subcomponents are found as IP-packages, and early simulation of the system can help detecting problems and making better design decisions. Effects of exchanging a part of a system with a new or updated component can be studied in a simulator, without building a prototype.

Design verification and software development is made easier by letting the engineer see what actually happens inside the chip. Simulation also speeds up system development time by enabling co-design. Software development can be started already with a nearly complete description of the system, for example an instruction set, which can be simulated before anything is actually built.

This leads to a need for fast simulators capable of handling a high number of gates. One might argue that there are a lot of simulators already, capable of simulating almost any abstraction level with high observability, such as ModelSim for VHDL simulation, and we have SPICE if we really want details. But are they fast, and do we need all that observability for all purposes? The answer to both questions is no. With that kind of observability they are not fast, and no, in most cases we do not need to see all glitches and timing issues, timing analysis is better and faster for this [Jennings91].

But software or hardware LCC (Levelized Compiled Code) simulators then? Yes, but software LCC simulation does not handle every large design, or is slow for large designs, and hardware simulators are typically very expensive.

In the past decade there has been a tremendous increase in computer performance and complexity. Approximately ten years ago, a workstation would be a 66MHz 486 with 8MB memory. Today, the same amount of money would give several GHz and almost hundred times the memory, a memory equal to old times hard drive sizes. Still, not much seems to have happened when it comes to software simulator development. In fact most work found in the area is from the late 1980s or early 1990s.

1.2 Purpose

1.2.1 Goal

As briefly mentioned above, simulators are practical tools during software and hardware development. This work is intended to investigate how to construct a simulator that can simulate large netlists, and how fast it can be made on a regular workstation. We will implement and evaluate MICA, a Multi-queue Interpretive Count Algorithms simulator. In a previous work a simulator named EMIL was developed. That simulator serves as a reference to verify and compare the result of this work against, and some parts of EMIL will be reused in this work. To get a clearer picture of EMIL, I would like to refer the reader to [EMIL2002]. Only a brief description is given in section 2.1.

1.2.2 Limitations

The original plan was to implement MICHEL (Multi-queue Interpretive and Compiled Hierarchical Event-driven Levelized simulator), where selected parts of the netlist could be compiled for higher speed, while other parts would use a compact interpreted representation. This plan also involved optimizing compiled code for the x86 architecture. But lack of time canceled the compiled part, and instead we got MICA, still assuming the x86 architecture.

1.3 Problem Definition

When building a simulator for small to average sized designs we are faced with several problems, such as ¹:

- Which abstraction level should be simulated?
- What signal and timing models should be used?
- Is event-driven or oblivious simulation the best choice?

The answers depend on what we want from our simulator; how much detail of the simulated circuit we want to monitor. Secondly, they depend on how long we are prepared to wait; how fast simulation we need. This is a tradeoff between observability and performance. Most often, what we would like is all information in no time. Thus we have a fourth question:

- How do we make it faster?

¹There are not familiar with the different concepts such as event-driven, oblivious, zero-delay etc. that is mentioned in this section is referred to section 2.2 for further explanations.

EMIL tries to answer these questions, and as a consequence many answers remain the same in this work. We will, event-driven gate-level simulation with zero-delay signal levels. For many purposes, such as evaluation with a full system, or as part of design verification by this suffices. Instead, the fourth question, simulation speed really matters.

inuation of EMIL like EMIL, use timing and only two gate components together on, the observability given simulations speed is what

But with a large design, this grows more complex. First we have the obvious expectation that more gates will lead to 10^3 gates took 10^3 time units we would naturally expect 10^6 gates to take 10^6 time units. Secondly, more gates will naturally need more memory. Modern computers have huge amounts of memory, so by size this is not a problem, but by performance it is. The larger the memory the slower it is, and this breaks that first and obvious expectation. Having a data structure too large to fit in L1 cache will lead to slower execution, and having an algorithm with bad locality for memory accesses will make it even worse. Thus, the fourth question can be reformulated:

First we have the obvious expectation that more gates will lead to 10^3 gates took 10^3 time units we would naturally expect 10^6 gates to take 10^6 time units. Secondly, more gates will naturally need more memory. Modern computers have huge amounts of memory, so by size this is not a problem, but by performance it is. The larger the memory the slower it is, and this breaks that first and obvious expectation. Having a data structure too large to fit in L1 cache will lead to slower execution, and having an algorithm with bad locality for memory accesses will make it even worse.

- How to simulate large designs fast?

And this is the question this work will investigate. Let us take EMIL as an example and try to picture it with a large design.

. Let us take EMIL as an

1.4 ImagineEMILwithanXmilliongatedesign

Let us first examine some data from [EMIL2002] in Table 1 and Table 2. The EMIL benchmark was run on a 500MHz Pentium II processor ¹.

	<i>Total</i>	<i>Each cycle</i>	<i>Each second</i>
Execution time	30s	0.6ms	-
Simulated cycles	50000	-	1667
Gate evaluations	64M	1278	2M
Changed signals	22M	445	739K
Real instructions	5.3G	106K	176M
Memory used	348KB		
Gate activity	14.8%		
Total gates	8637		

Table 1 EMIL benchmark statistics

	<i>Size</i>	<i>Latency (ns)</i>	<i>Latency (cycles)</i>
Level 1 data	64KB	6	3.0
Level 2 cache	512KB	45	22.5
Memory	256MB	147	73.5

Table 2 Cache statistics

EMIL cache misses was reported to be low, almost no L2 misses and only about 5% L1 misses, synchronous gates excluded (all searched all cycles). This suggests that the simulation netlist structure fits in the L2 cache, and the most frequently used gates fit in the L1 cache. The first suggestion is clearly true, since the memory used for the simulation netlist is only 384 KB and the L2 cache is 512KB. Making the simplification that it is the same 15% (the gate activity) of the gates that evaluate each cycle we calculate the critical netlist size to be about 58KB (384 × 15%). With a small margin this fits nicely in the L1 data cache, so our assumption seems true to at least some extent. If it were mainly different 5% of the gates that was evaluated from cycle to cycle, more L1 misses would occur.

¹This information was not mentioned in the EMIL report, but is from the author of EMIL and confirmed by the cached data in Table 2; 3 cycles divided by 6 nsec equal 500MHz.

Now, let us imagine EMIL with an X million gates design. This means a simulation netlist size of $X \times 384K / 8637 \approx 40X$ million bytes. At the same speed and gate activity this would take $X \times 50000 \times 15\% / 2M \approx X$ hours per million gates. But $40X$ MB will not fit in any cache, the critical size alone would be about $6X$ MB, by far larger than any cache level, and since we now will need 73.5 cycles for every memory access instead of 3 cycles we will execute up to 24.5 times slower. Thus, we can expect many hours of simulation.

1.5 Gate-level simulation

Digital systems can be described in several different domains on different abstraction levels. One popular way of showing them are Gajski's Y-chart in Figure 1.




Figure 1 Gajski's Y-chart

There are three domains, behavioral, structural and physical, each with an abstraction hierarchy containing system, register level, gate-level simulation takes a structural description of a system at the logic level and returns the behavioral response to any chosen input sequence.

The most immediate view of a gate is a unit implementing one of the basic boolean functions (AND, OR, NOT), but with increasing abstraction to handle complexity the concept of a gate has become somewhat blurred. For

example, a 32-bit adder can also be viewed as a gate although it consists of 32 full adders, in turn composed of gates. So let us say that gate-level means a circuit description built with logic complexity from basic boolean functions up to more complex but still conceptually simple functions such as multiplexers and full adders. Now we know what a gate should take as input, but what should it be able to do?

e, or super-gate, consisting of several basic units implementing such as flip-flops, gate-level simulator do?

We can try to define a gate-level simulator as a circuit description that takes a gate-level description and evaluates all gates to produce the correct output.

simulator that takes a circuit description and evaluates all gates to produce the correct output.

However, this is not a good definition, since the simulator is to be able to correctly view the internal state of a circuit at any point in simulation. Thus, a better definition would be:

important thing with a simulator is that it can view the internal state of a circuit at any point in simulation.

A simulator that enables the user to correctly, at any point in simulation, view any part of the circuit's internal state.

ate-level and any point in simulation.

This is a better definition, since it defines only the simulator, and not how it should work internally. The simulator has the opportunity to cheat, and only change, or only simulate the monitored part of the rest of the circuit could be simulated faster on a

how we would like to use it. With this definition we evaluate gates that are at gate-level, the higher level.

1.6 Computer architecture

Simulation speed depends on the implementation, the computer architecture. If we want maximum speed we have to use algorithms and coding that are adapted to the target computer architecture. This means the properties of the target architecture must be known to make an efficient implementation. A brief overview of a typical x86 superscalar architecture is given in Figure 2. We assume the execution units are pipelined. To keep the instruction pool full instructions are prefetched from memory and decoded. When a control transfer (jump, call, ret) instruction appears the prefetcher tries to determine the new address at which to fetch instructions by prediction, often based on branch history statistics kept in a branch prediction table. If the prediction is wrong, all instructions following the jump instruction must be canceled and the correct instructions fetched. This typically costs nearly as many cycles as there are pipeline steps.

algorithms used and they have to be adapted to the target computer architecture. A brief overview of a typical x86 superscalar architecture is given in Figure 2. We assume the instruction pool full. When a control transfer (jump, call, ret) instruction appears the prefetcher tries to determine the new address at which to fetch instructions by prediction, often based on branch history statistics kept in a branch prediction table. If the prediction is wrong, all instructions following the jump instruction must be canceled and the correct instructions fetched. This typically costs nearly as many cycles as there are pipeline steps.

Thus, first conclusion is that a fast implementation should avoid jump instructions that are hard to predict correctly.




Figure 2 A typical computer architecture

Now, if either instruction or data is not in the L1 cache the execution must wait up to 73 cycles, according to Table 2 in section 1.4. The cache contents are updated based on usage history. So, secondly, a fast implementation either fit completely in L1 cache, or have high locality. And last, in order to use several of the available execution units in each cycle we need low interdependence between instructions.

1.7 Leon

Leon is a freely available implementation of a SPARC Cv.8 processor from Gaisler Research [Gaisler]. SPARC is a RISC processor architecture formulated by Sun Microsystems in 1985: "SPARC was designed as a target for optimizing compilers and easily pipeline hardware implementations. SPARC implementations provide exceptionally high execution rates and short time-to-market development schedules." [SPARC]

In [EMIL2002], Leon was chosen as a test input "because it is a good example of hardware that one could want to simulate at gate-level in cooperation with a full system simulator". In this work we stick to this choice also in order to compare the results against EMIL. We use exactly the same Leon (in the form of an EDIF netlist [EDIF]) to test and benchmark the simulator. For further information on how Leon was configured and synthesized the reader is referred to [EMIL2002].

2 Related Work

2.1 EMIL

EMIL is an Event-driven Multi-queue Interpretive Levelized gate-level simulator [EMIL2002]. The simulator engine in EMIL consists of a scheduler, a queue system and a dispatcher. A PERL script creates a module description in the levelized, and the rest of an in-, fan-out and fan-in structure. The size of this structure varies depending on fan-in and fan-out. The dispatcher picks gates from the queue system and calls its evaluation function (with the gate structure as argument). The turn calls the scheduler if the gate output changed.




Figure 3 EMIL gate structure for an OR3 gate

This gives fast gate evaluations since each gate has a specific compiled function. It also gives a small code size compared to a traditional LCC since only one instance of each gate function is created, and the number of functions is limited to the number of gate types in the logic library. However, it can be argued that EMIL really is an interpreter, since it actually generates C-code for each gate type and compiles it together with the simulator engine.

In EMIL, the problems occurring with synchronous gates when it comes to evaluation order and asynchronous inputs (see section 2.2.3, Gate ordering below) are resolved by a special ordered synchronous queue, and a special asynchronous parts scheduled and evaluated with the asynchronous gates.

The method, named counting algorithm, uses the fact that most normal gates can be described by a count and a dominant value (D. Schuler from [Maurer94]). When no input has the dominant value, the output is 0 (or 1) else it is 1 (or 0). For example, when no input of an AND is 0 (dominant), the output is 1, else 0. Or when no input of a NOR is 1 (dominant), the output is 1, else 0. So the algorithm simply counts the number of dominant inputs. The counting algorithm then evaluates gates each time an input changes:

```

if changed input is dominant then
  increment gate count
  if gate count is 1 then
    output = not output
  end if
else
  decrement gate count
  if gate count is 0 then      (no input dominant)
    output = not output
  end if
end if

```

This method has some advantages, and some drawbacks :

- + All inputs are represented by one count.
- + A single simple evaluation function.
- Requires correct initialization of gate output and count.
- Does not support all types of gates, only normal simple gates where all inputs have the same meaning to the gate.

Another way to go is by branching programs. Based on the boolean function a BDD (Binary Decision Diagram) is created for each output of a gate network, and a branching program is derived from the BDD. The method has the advantage of having a worst-case evaluation complexity proportional to the number of inputs and outputs, but the BDD size grows exponentially in the worst case (although overcome in the general case) and output values are known; intermediate nets have no observability, since gates are simulated, and locality is poor. [Jiang2003] presents a generalized method of this in the form of a Generalized Cofactoring Diagram (GCD).

2.2.3 Gate ordering

Consider the gates in Figure 4. Clearly we have to evaluate the gates in correct order, in this case A, B, C, D in some order. If we evaluate A, B, D, C we might get wrong result, or will have to evaluate C again. The common way for a simulator to determine a correct order is by levelization.

Each gate is placed in a level depending on its dependencies. In one level are mutually independent, and can be evaluated simultaneously. Levelization is done by first assigning level 0 to known (connected to circuit in-ports or registers), receives level 0. Then gates whose fan-in gates all have the next higher level [SSIM87]. Thus D cannot be given level 2, because its fan-in gate C does not have a level yet, but C is given level 1.

in the circuit. All gates can be evaluated in any order. In this case A and B have a level given to them since their fan-in gates are level 0. C is given level 1. D cannot be given level 1. Last D can be given level 2.




Figure 4 Levelization example

A problem with levelization occurs when a circuit has a feedback path (loop or sometimes also called *strongly connected* gates). A feedback path is characterized by the fact that the output of one gate in the path depends on the output of all other gates in the path. Consider a circuit with gates A, B, C, D. B cannot be given a level since its fan-in includes the output of gate D, thus C and D cannot be given a level either.

as feedback paths (loops or sometimes also called *strongly connected* gates). A feedback path is characterized by the fact that the output of one gate in the path depends on the output of all other gates in the path. Consider a circuit with gates A, B, C, D. B cannot be given a level since its fan-in includes the output of gate D, thus C and D cannot be given a level either.

In the work [LECSIM90], such paths are handled by detecting and grouping the gates in a single gate. In gate-level most asynchronous loops are already grouped, forming different kinds of flip-flops. Loops including a synchronous gate (synchronous loops) are common, but not really a loop since the synchronous gate breaks the loop until the next cycle.

detecting and grouping the gates in a single gate. In gate-level most asynchronous loops are already grouped, forming different kinds of flip-flops. Loops including a synchronous gate (synchronous loops) are common, but not really a loop since the synchronous gate breaks the loop until the next cycle.

A second problem when it comes to gate ordering is that synchronous gates evaluate simultaneously, they must be evaluated in a specific order. Starting evaluation with the first of two consecutive synchronous gates will produce a new output for the input to the second, but it should use the old value; in real time to propagate, since both gates receive the clock signal simultaneously. Starting with the second (last of two) consecutive synchronous gates, or inserting a buffer gate between, solves this [EMIL 2002]. Synchronous

synchronous gates. Since all synchronous gates evaluate simultaneously, they must be evaluated in a specific order. Starting evaluation with the first of two consecutive synchronous gates will produce a new output for the input to the second, but it should use the old value; in real time to propagate, since both gates receive the clock signal simultaneously. Starting with the second (last of two) consecutive synchronous gates, or inserting a buffer gate between, solves this [EMIL 2002]. Synchronous

gates can also have an asynchronous input that has to be levelized and evaluated correctly.

Another ordering possibility, at least for oblivious simulation, would be to search the netlist depth-first from each out-port, something like:

```
mark all design inport nets as storage points
for all design out-ports
  recurse driving gate
end for
```

Gate recursion routine:

```
for each gate fan-in
  if net is marked as storage point then
    output load operation
  else if net have > 1 fan-out then
    recurse driving gate
    output gate evaluation operation
    output store operation
    mark net as storage point
  else
    recurse driving gate
    output gate operation
  end if
end for
```

The output from the algorithm would be an instruction sequence where each gate can read its input from the stack, and save output to stack, hopefully resulting in high locality. Detecting feedback loops would be straightforward, handling them some more trouble.

2.2.4 Implementation strategies

Talking about a programming language, such as C, there are a clear difference between the two concepts of interpreted versus compiled. An interpreted language such as LISP or PERL is executed directly by a program (interpreter), while a compiled language is executed through a compiler and executed by hardware. Those two concepts occur also in the area of simulators, a netlist can either be read by the simulator and interpreted, or compiled with a simulation engine to be executed directly. A compiled simulator tries to remove as much as possible of the runtime translation from netlist to executed instructions.

Using optimization techniques such as loop unrolling, direct addressing instead of indirect, and threaded code (arranged code segments in execution order to remove jumps, calls, and returns) can make a compiled simulator much faster. We could also imagine an evaluation routine evaluating two or more independent gates simultaneously, to increase instruction

parallelism, and thereby hopefully use as superscalar architecture more effectively.

Attempts at condition-free simulation have also been made. The Inversion Algorithm [Maurer94] does this by toggling the gate processing routine between two versions after each call, and later works [Maurer2000] similarly by taking the address of labels. The immediate thought of this is nice, a function call is a fixed jump, and the processor can correctly predict fix jumps. *But it does not work*. What we get is a register indirect jump, the processing routine address is loaded to a register and the processor is told to jump to the address in that register. And this is a conditional jump, it depends on the address in the register. Further, since the address is toggled after each call, the branch prediction table will always contain the wrong address, and we get a costly miss-prediction *each call*.

Now, does it work to fix this by taking the address of a label and then use goto with that label address? Again, the thought is nice, but we have the same problem, and further, it is not supported in C (GNU extension to gcc supports it however). Only if the actual goto instruction bits are replaced with other it *might* work, just some issues too many; it requires assembly, it is not portable, it is unreadable, does the processor really predict fix jump from instruction only? And are we allowed to modify the code section by hardware and OS?

Other ways of optimizing by code would be to pack many signals together and do one logic operation on all simultaneously. However, the overhead in packing, unpacking and repacking would be substantial at gate-level. At register transfer level it would be more natural.

Last, implementing an event-driven leveled simulator can use one or several queues to store scheduled gates. One queue is fast in determining the queue, but need to order scheduled gates by level to avoid reevaluations. Several queues (multi-queue) need more operations in determining the queue and determine when all queues are empty, but need no order among gates in the queues. If we distinguish full-queue (as many queues as levels), multi-queue (several queues, but some levels might share queue) and single-queue (only one queue), MICA would be a full-queue simulator.

2.2.5 Netlist representation

A netlist is often described hierarchically; a component is described in detail in one place and then used in several. A physical implementation of the netlist must flatten the netlist, by copying the description of each component to each place the component is used.

A simulator however, can choose to exploit the hierarchy by creating one description of how to simulate the component with different data each time the component occurs. A programmer can create one function for a common several places with different data. Compared to a flat version this creates some overhead in calling the hierarchical component [Lewis91]

archy to save space by partitioning and using this in the netlist, much like ask and then use it in a flat version this creates some overhead, but we save space.

[Maurer99] distinguish a hierarchical component into a partition. Such partitions can be used to reduce gate count. Such partitions can be used to reduce gate count by creating in order to reduce the scheduling overhead in the simulator. The latter is done by [Blaauw93] with a [DeVane97] observes that gates that precede and follow need only be evaluated with these, and [Maurer99] can be switched off some cycles, for example a CPU or FPU need only simulate the unit actually used each time the circuit designers should think of disabling such since this will also save power, which is an increase in generated and battery lifetime, but this is a side effect used to overcome large BDD sizes in the creation of [Ashar95].

ed only once as a tree evaluation, and also as an event-driven clustering algorithm. It allows synchronous gates that exist in partitions with both ALU and cycle. (In my opinion units when not used, are a significant issue due to the heat rack.) Partitioning is also useful for branching programs

2.2.6 Combinations

The different concepts can be combined in several ways. Some combinations are straightforward. Historically the concepts did go hand in hand, as did the interpreted and compiled LCC (Levelized Compiled Code) is traditionally considered the fastest type of software simulator, such as [SSIM87]. As the need for faster simulators increased new combinations were sought. The fast compiled code concept, and the event-driven idea are reducing the number of gate evaluations required was combined in several simulators [SLS88] [LECSIM90] also added the levelization technique to minimize gate reevaluations, while [Lewis91] has explored the effects of utilizing netlist hierarchy as well as the effects of caches.

ways. Some combinations are straightforward. Historically the concepts did go hand in hand, as did the interpreted and compiled LCC (Levelized Compiled Code) is traditionally considered the fastest type of software simulator, such as [SSIM87]. As the need for faster simulators increased new combinations were sought. The fast compiled code concept, and the event-driven idea are reducing the number of gate evaluations required was combined in several simulators [SLS88] [LECSIM90] also added the levelization technique to minimize gate reevaluations, while [Lewis91] has explored the effects of utilizing netlist hierarchy as well as the effects of caches.

3 Approach

3.1 Solution strategies

As we have seen there are a lot of different approaches to how to make it fast. To return to the question in section 1.3, how do we simulate a high number of gates fast? Obviously we want to evaluate as few gates as possible with as few instructions as possible, using a minimal data structure to store the netlist. We have some options:

- Use alternate evaluation methods to reduce or simplify gate evaluations.
- Store only the information absolutely needed in simulation, as tight as possible.
- Exploit hierarchy; use the same subcomponent description in several places, but with different data.
- Compile the most frequently used gates to increase speed for those.
- Use algorithms that increase data locality.

Some of these options contradict, i.e. storing only absolutely needed data in a tight way will most likely mean some extra instructions packing and unpacking bits, and compiled gates typically take more space. However, looking back at Table 2 (section 1.4) we note that we can spend up to 19 instructions avoiding each L1 cache miss, and up to 70 instructions avoiding L2 misses, meaning some extra work involved in reducing data size might be worthwhile.

This can be formally expressed. Assume we evaluate a total of xg gates. Each evaluation needs g cycles, and w cycles are wasted each time a gate is not in cache. Let m be the miss rate, the total percentage of gates not in cache. The total cycles needed for evaluation is now $y = xg + xmw$. Suppose we can achieve the new miss rate $m_{new} = m(1 - d)$ where d is the percent miss decrease, by adding i cycles per evaluation. Then we get $y_{new} = x(g + i) + xm_{new}w$. Of course we want:

$$y_{new} \leq y$$

$$x(g + i) + xm_{new}w \leq xg + xmw$$

$$i + m_{new}w \leq mw$$

$$i \leq mw - m(1 - d)w$$

$$i \leq mwd$$

That is, adding 2 instructions per gate having 20% 20 cycles per miss we need to decrease the misses by 20% to get the same performance. But say we could move from memory to L2 cache (50 cycles save) by 30% memory size decrease. This means instructions per gate will be 20% better if the miss rate is less than 20%. And if we can do it without adding instructions per gate.

miss rate and wasting at least 50%, which is the L2 cache (50 cycles) that adding 3 instructions we can 'save' 3

3.2 Netlist representation

This work focuses on exploring the three top options using ideas from the counting algorithm described in section 3.1 by Maurer [97]. However, we are not interested in this, the method of reducing unnecessary evaluations in practice means we evaluate the gate for each input change, and the unconditional method used actually means we get a lot of branches.

in section 3.1 by Maurer uses this propagated changes, but we are not interested in this, the method of reducing unnecessary evaluations in practice means we evaluate the gate for each input change, and the unconditional method used actually means we get a lot of branches.

The feature of the counting algorithm we would like to use is the fact that we do not have to know what each hand every input value is, or where to find them. Only the amount of high inputs and gate type is enough to determine the output. This means we get a simple evaluation function, and a compact netlist description. As we shall see later, over 70% of the switching is achieved by gates that are represented by only one standard type. The combining the count idea with the traditional evaluation method used in EMIL. This also removes the need for proper initialization of count values and outputs.

to use is the fact that we do not have to know what each hand every input value is, or where to find them. Only the amount of high inputs and gate type is enough to determine the output. This means we get a simple evaluation function, and a compact netlist description. As we shall see later, over 70% of the switching is achieved by gates that are represented by only one standard type. The combining the count idea with the traditional evaluation method used in EMIL. This also removes the need for proper initialization of count values and outputs.

To enable use of hierarchy and reduce the amount of information stored in the simulated netlist, we distinguish three kinds of data and separate them into different areas, *management*, *structure* and *data*. The management area stores information useful to find and access individual gates and nets, but not needed for simulation, for example instance names. The structure area stores data that is read only during simulation, e.g. how gates and nets are connected, but not values that are changed during simulation. Due to the nature of the count way of storing inputs this is a one-way structure, gates know the location of their fan-out, but not of their fan-in. Finally, the data area stores all dynamic data changed during simulation.

information stored in the simulated netlist, we distinguish three kinds of data and separate them into different areas, *management*, *structure* and *data*. The management area stores information useful to find and access individual gates and nets, but not needed for simulation, for example instance names. The structure area stores data that is read only during simulation, e.g. how gates and nets are connected, but not values that are changed during simulation. Due to the nature of the count way of storing inputs this is a one-way structure, gates know the location of their fan-out, but not of their fan-in. Finally, the data area stores all dynamic data changed during simulation.

3.3 Main problems

It is hardly a surprise that this solution creates some problems. There are mainly two of them.

1. As mentioned in section 2.2.2, Algorithm choices, only simple gates with independent inputs suit the counting algorithm. Other gates have to be identified and handled differently.
2. Separating gates in structure and data are a mean we need two different pointers to each gate, or must have equal sized gates so the same pointer can access both areas. But gates have different output net sizes, from just one or a few fan-outs to the sizes of the clock or reset network.

3.3.1 Problem 1, incompatible gates

We can create a special or hierarchical version of the gate, either compiled in some manner as EMIL does, or described with simple gates and using our standard count evaluation. But this involves extra work storing and passing input to and from the special or hierarchical gate, and more choices when deciding what evaluation function to use.

If such gates instead are decomposed to several simple gates supporting the counting algorithm, and directly replaced in the netlist we might still benefit, despite more gates. Since we get several simple gates, instead of one complex, we expect only some parts of the complex gate to be evaluated when an input change, thus reducing gate activity.




Figure 5 The AO12P gate from the logic library used $\{ Z = ((A+B)(C+D)(E+F)(G+H)) \}$

The AO12P gate for example, viewed with simple gates as in Figure 5, has eight inputs and a large boolean function. With a special or hierarchical version all inputs must be found and the entire function evaluated as soon as one input change. But if we decompose this gate to five count compatible gates (one for each OR and one for the final NAND as the

figures show), we only need to evaluate one OR and produce a result of one input changing. So decomposing the gates is promising.

Still, this solution results in some really bad cases, and for some synchronous gates this is still not enough. In short, it is represented with one standard synchronous gate and some special behavior, but this is described more in section 4.3.2, Synchronous Gates.

Here we will instead mention one of the gates really bad to decompose: the two-to-one multiplexer. There are four special properties of this gate making it a bad case. First, it is the third most common in Leon, and is likely to change often. Second, it splits to as many as four gates. Third, a change on the select signal activates all of these splits. And fourth, there is a special routine that could evaluate the gate with one if-statement. Although there was no time to implement and investigate the effect of a special type, this is really needed, as we will see later.

3.3.2 Problem 2, nets are not equal sized

Using two pointers for one gate is both space consuming and inconvenient, using fixed size gates is much more appealing. The problem is then to represent the fan-out pointers. One way to go would be to have a list with the first fan-out of each gate, one for each gate by number of fan-outs. The fan-out scan then be accessed in turn using the same offset into the fan-out lists as the gate offset in the structure and data area. If it points outside the list, no more fan-out exist for that gate. This would not waste any memory, but would be bad from a cache point of view; fan-outs would be scattered in memory. It also imposes a fixed order, but we might want to order gates to reduce the distance in memory to their fan-outs (to increase locality). It also imposes a fixed order of frequently used gates.

Each gate can also store a pointer to a fan-out list. But according to statistics, most gates have only one fan-out, and storing this directly would be more efficient. This leads to the solution of storing a fixed number of fan-outs in each gate, and using a special gate type for gates with many fan-outs.

Storing a pointer to a fan-out list for gates, as well as using the count evaluation method, also means a restriction of not only one output per gate. To represent gates with multiple outputs we have an identical choice as in Problem 1, and we solve it by creating one gate per original output.

possibly the NAND as these seem more

s, and for some t, synchronous gates are a front function to get tion 4.3.2, Synchronous

y bad to decompose: properties of this gate ommon gate in Leon, and is likely to change often. a change on the select he function is really simple, if-statement. Although effect of a special type

ming and appealing. The problem to go would be to have ith the second etc, and sort hen be accessed in turn gate offset in the structure e fan-out exist for that bad from a cache y. It also imposes a fix hedistance in memory to rders of frequently used).

t. But according to oring this directly would storing a fixed number of for gates with many fan-

gates, as well as using nof only one output per ave identical choices as per original output.

4 Implementation

4.1 Overview

Figure 6 gives an overview of how MICA works. The actions taken by MICA, and the rectangular boxes describe the input and output from those actions. The arrows indicate input and what we get as result. The darker actions that were reused from the EMIL implementation.

vals describe the data used as input to which data is used as (ovals) indicate parts




Figure 6 Implementation overview

The following sections will describe most of these data formats used in more detail. The input to the netlist is a Logic Library describing the gates and functions. These are extracted from the Logic Library and classified into count types. This classification is added to the parsed netlist, possibly splitting some gates, yielding a count compatible netlist. This is then added for each gate by levelization. Finally the MICA internal simulation format, and ready to simulate.

actions and some of the simulator is an EDIF netlist. The gate is classified into count type and priority is then the netlist is optimized to the netlist.

4.2 Function Extraction

The Logic Library contains more information than needed for our purpose. In EMIL a PERL script was used to extract the boolean function of each

function of each

gate and create its C-code evaluation function. This is slightly modified to instead create text files describing the properties of each gate. This simple grammar is described in Appendix B, Grammar.

The script was stripped and cribbing only the important in each gate is given

Synchronous gates cannot yet be extracted correctly manually described in the text file. Other gates can be desired, for example to decrease the number of gate splitting, but this was not done, since the automatic splitting produces the best possible result in most cases (exception is large multiplexers).

, and have to be neasily be hand tuned if s created when ics splitting produce best multiplexers).

4.3 Count Classification

4.3.1 Asynchronous gates

The counting algorithm uses the fact that most gates have either high or low output iff (if and only if) exactly one or all of the inputs are high. We need to determine how each gate type can be described in this way.

shave either high or of the inputs are high. high, NOR iff exactly o each gate type can

Assume the inputs are represented by a count value n (number of inputs that are high). When an input rises (low to high) and when an input changes from high to low we decrement the count. We let the exact situation when output is known be described with the count value zero, and call the output in this situation *OaZ* (Output at Zero), i.e. for a three input AND we let the count be zero when no input is high, and set *OaZ* to high. This means the AND must start at -3 when no input is high. At two inputs we have *OaZ* high, but start with count equal to 0 for count 2 when all inputs are high). We call the gate like this *AtZero* gates (they switch at zero count).

telling how many we increment this count, ment. Depending on nbere represented with ituation *OaZ* (Output at valuereach zero iff all count value of four nput NOR will also noinput high (and reach sthat can be described

Similarly we can derive *AtEven* and *AtPos* gates (output is *OaE* when the count value is even, or *OaP* when count is positive) correspond, respectively, to the sum and carry functions. In all, we can distinguish three properties describing a gate: the *output at* value, and the count *start*.

. Those two types tion of a full adder gate. ing a gate, the *count type*,

Classification of gates to one of the *AtZero*, *AtPos* or *AtEvent* types is done automatically. The boolean function of each gate output is read from the text-file that was extracted from the log file for each possible input combination (since basic gates are small this is not a problem, but it could become a problem for gates with many inputs).

or *AtEvent* type is of each gate output is read from the library, and evaluated (since gates are small this is not a problem).

The result of each input combination is stored in a table determined by the number of high inputs. If different output values occur in the same

narray in the slot nt output value occupies

the same slot we know that the gate inputs cannot be counted. Next, the output array is investigated. If only one of the slots (with all other slots the opposite value) we have an *AtZero* gate. If only one switch from high to low (or the reverse) is found, and it switches between every value we have an *AtEven* gate.

represented by a function that is split into two parts of the binary tree. Each node in the tree has one input value. The function of OR and AND nodes is split into two parts: $(A+B)$ and $(A+B)'$, as this creates two sub-trees instead of three splits. Now each gate is described by one or more output functions, each with a *count* type, *output* value and *start* value.

If a gate cannot be represented by a count of its output parts that can. This is done by a depth-first traversal of the expression tree built for evaluation of the gate. Each node in the tree is split at each point where the children are not of the same type as its parent node. Some optimization is done to transform $(A+B)$ sub-trees to $(AB)'$ and $A'B$ sub-trees to $(A+B)$ instead of three splits. Now each gate is described by one or more output functions, each with a *count* type, *output* value and *start* value.

Let us investigate a carry function as an example, function is evaluated for each input combination. There are two combinations with only one high input exist, and two combinations with two high inputs, but with one high input the output is high, so no conflict occurs when joining these rows we have two high cases and two low cases, but only one switch point exists. Thus we have an *AtPos* gate. Now we bias the *#Ones* to start at zero at the switch point to get the *start* count value (-2), and the *output* value (high). If we instead imagine a three-input AND gate ($Co=CiAB$) the output would of course be high only when *#Ones* equal 3, giving us an *AtZero* gate, and the *Count* would start at -3.

viewed in Figure 7. The three different re-combinations with (*Co*) is always low, and in the rows with the high hint two exist. Thus we have an *AtPos* gate.




Figure 7 Classification example

4.3.2 Synchronous gates

Synchronous gates are special in several ways. First they should only evaluate on rising or falling clock edge, second they should evaluate all at once (if connected to matching clock), third some have synchronous or asynchronous reset, preset or both reset and preset, and at last they often have an extra inverted output. Clearly not all of this is compatible with the counting algorithm scheme used for asynchronous gates. Most important, the counting algorithm does not know which input is which, and thus cannot distinguish between data, reset or preset ports.

With only a data input (as a simple D-FF) we have no other gate (with a zero) updated only at either rising or falling clock edge. The extra inverted output could be created by simply adding a sibling flip-flop using a zero high. However, that would also double the scheduling and the evaluation of synchronous gates, and still no than a single reset and/or preset inputs.

Instead, we let the synchronous gate be a double-gate, two consecutive gates where the first (master) holds the main gate type, the data input and the non-inverted output, and the second (slave) the inverted output and a special type to instruct the slave. The slave gate is given a special type to instruct the simulator to either reevaluate the master gate directly (asynchronous reset/preset) or only make sure the master is scheduled (synchronous reset/preset), while the master gate takes care of the evaluation and fan-out update of both. (Slave gate matches the asynchronous part in EMIL.)

Now all synchronous gates are reformulated to use this 'generic' double-gate. For example, a JK flip-flop is built with the JK function as an asynchronous part in front:

JK front function: $D = J'K'QN' + JK' + JKQN$

generic double gate flip-flop: $QN = (Q = D)'$: on CP

When it comes to the timing issues, MIC A can handle those gates in same fashion as EMIL with a special ordered synchronous gate queue, or by inserting buffers between consecutive synchronous gates.

4.4 Gate Splitting

Here, the count classification is joined with the netlist (split of boolean function is already done in the classification step). For each gate in the netlist the classification of that gate type is examined. If the classification consists of several output functions, new gates are created with inputs and output according to the boolean function of that output. The new gates then replace the old gate in the netlist.

In this step we also add buffer gates as necessary and between synchronous gates if we want the faster evaluation switch.

to handle large fan-outs, synchronous

4.5 Levelization

This is a technique to group gates independent of section 2.2.3, Gate ordering. MICARE uses the level inputs and synchronous gates are given a start level gates all have a level are given the level next highest fan-in gate, until all gates have a level

achothert together, see levelization from EMIL. 1. The gates whose fan-higher than the level of the assigned.

4.6 Netlist Optimization

This step creates the data structures actually used removing all information not needed for simulation. kept with pointers from each gate to corresponding netlist. Thus, we can still easily access the netlist in order to get observability.

during simulation, The leveled netlist is gate in the simulation st by gate and net names in

The first step in this process is to determine the simulation netlist, and the amount of memory needed. Currently the gates are simply ordered as they appear in the netlist, in the future however, other orders might be considered, see section 7, Future Optimizations. Once the position of each gate is decided the structure are created, for each gate adding count type, output at, level and position of fan-out gates. Last, the data areas are created, initiating and scheduling every gate. The initialization is done for each gate by setting the old output to low (also for complementary outputs), and storing the start value for the gate type as gate count (since all old outputs are reset low, there are no high inputs, and the start value applies). As a final step an initialization half-cycle is run (using standards simulation functions), making all outputs consistent (making complementary outputs complementary, and outputs from logic_1 high). Strictly, this is nothing but the first simulation cycle, but it is needed to get in synch with EMIL.

position of each gate in ed. Currently the ist, in the future however, ture Optimizations. ture area is created, for osition of fan-out gates. duling every gate. The old output to low (also for for the gate type as gate no high inputs, and the tion half-cycle is run (using consistent (making complementary outputs complementary, and outputs from logic_1 high). cycle, but it is needed to get

4.7 Simulation Netlist

The netlist used during simulation consists of two parts, one read only structure area and one data area containing all values that changed during simulation. A third management part is used to be able to access the

parts, one read only uest that changed during ble to access the


¹Logic_1 and logic_0 are special gates used to store the constant values 1 and 0 in the netlist. They do not have any inputs, nor do they change during simulation. They have their own FixAt count type.

simulation netlist by gate or net names, but this way a gate is represented by an offset used to index into Figure 8 below.

will not be described. A gate and its data are both areas as viewed in Figure 8 below.

This separation of the netlist into structure, describing fixed properties such as how gates are reconnected, and data holding dynamic things such as

output values allow us to exploit hierarchy. Several independent data areas can share the same structure area. For example, a netlist describing a processor might contain several integer units. The implementation of this can then be described with one



structure area, but each instance gets its own data. This way memory is saved, but the drawback is that structure and data is separated in memory, reducing the data locality.

Figure 8 Simulation netlist

Figure 8 shows the properties stored in respect to a gate and the net it drives¹. For each gate in the structure area, the `count` field tells which evaluation method to use (`AtZero` etc.), `output` contains the output when the condition determined by `count` type is true, `queue` holds the queue of fan-outs. The data area contains how many input to the gate are high in the `count` value (but with zero bias depending on original gate type), the old output, and if the gate is scheduled. In the figure we see the advantage of

¹To avoid confusion some clarification is in order. In MICA a gate is restricted to have only one output. The net driven by this output is stored together with the gate as fan-outs and old output. Thus the storage space allocated to a gate can equally correct be referred to as a net. Although this document tries to refer to it as a gate, the term net is more natural in some cases.

the counting algorithm, each gate can be stored with fan-in, and without knowing which input a given fan-out only knowing the offset to each fan-out gate is enough. This can be compared to EMIL, who had to store both fan-in and fan-out pointers. Another difference implied by the counting way of storing gates is that when each gate is evaluated it updates each of its fan-out gates while it has to access them for scheduling anyway. EMIL did the other way around, each gate had to both fetch the input value from fan-in gates before reevaluation and access the fan-out gates for scheduling.

hout knowledge of its fan-out is connected to, ugh. This can be fan-out pointers. ing gates is that when ut gate counts while it the other way s from fan-in gates scheduling.

The current implementation uses eight bytes structure per gate and one to reach four bytes gate this. Six bytes can our, or eight bytes has the in hardware address

re per gate and one to reach four bytes gate this. Six bytes can our, or eight bytes has the in hardware address

4.8 Simulation

4.8.1 Gate evaluation

The simulator uses the counting method as described earlier to calculate each gate output. This means we will have only a few gate types of which only one, AtZero, stand for the majority of the evaluations. To decide which evaluation function to use for each gate we need a main simulator lbranch miss-prediction from the AtZero gate prediction. For the asynchronous gates and queues the evaluation loop looks as follows:

earlier to calculate gate types of which evaluations. To decide eed a main simulator lbranch miss-prediction from the AtZero gate prediction. For the oreach a stable state

```

loop forever
  pop gate from queue
  case AtZero
    evaluate AtZero gate
  case AtEven
    evaluate AtEven gate
  case AtPos
    evaluate AtEven gate
  case UserDefined
    call supplied function
  case QueueSwitch
    if scheduled asynchronous gates left
      switch queue
    else
      break
end loop

```

For readability only the main types are included in corresponding switch for the synchronous gates exist examines all synchronous gates in a predefined order and evaluates the changed ones. The other, which is faster, assumes no consecutive synchronous gates exist and has the same asynchronous version above. The only difference is that it should evaluate only the synchronous queue, and the

the switch. The two versions. One is just like EMIL, and the other, assumes no structure as the queue-switch (we choose in the switch.

Evaluation of the dominating AtZero type (this can mostly be unconditional) is described by this pseudocode:

be implemented

```

if count value equals zero then
  new output = output at
else
  new output = not output at
end if
change = new output - old output
old output = new output
if change not equals zero then
  for all fan-outs
    fan-out count += change
    schedule fan-out
  end for
end if

```

First we determine the new output depending on the *output at* value (see Figure 8 above). Then we determine if it changed. If it rose the fan-outs should be incremented, and if it fell we must decrement. Last we store the new output and apply it to each fan-out. Only the first condition differs in the other count types, AtPos and AtEven.

count value and the output changed, and if it fell we must change (if any) to the other count types, AtPos

4.8.2 Main simulation loop

Perhaps recognized from EMIL, we finally give them a simulation loop:

```

for each half-cycle
  clock = not clock
  interface Leon ports
  evaluate asynchronous gates
  if clock is high then
    evaluate synchronous rising edge gates
  else
    (no falling edge gates)
  end if
  evaluate asynchronous gates
end for

```

First, assume we are in a stable state, meaning all to a register input or circuit port. Nothing changes in a circuit port to change. That tells it is a good port, and update the in-ports.

values have propagated, everything is waiting for time to look at the out

In the case of Leon we update the data bus according to what is expressed on all out-ports (address bus etc.), or we change the reset port. As the last port interacts half a cycle and update Leon's clock port. After this depending on the updated ports need to update (they are some asynchronous gates), so we must evaluate the synchronous gates have correct inputs and depending on whether the clock rose or fell those are updated (Leon has only rise in

g to Leon wishes we can reset Leon by we let the clock tick a some asynchronous gates possibly affect inputs m. Now all on whether the clock gate flip-flops).

The synchronous gates will in turn change the data and careful here, so we call the evaluation of a synchronous time. Again we have reached a stable state, all circuit in-ports changes has been processed, and we are waiting for new changes clock).

on the fan-out inputs, synchronous gates a second circuit in-ports changes has (most likely the

Now, what was that about careful? As said before they have to be evaluated in correct order. The synchronous once, so output changes from one does not have time a consecutive synchronous gate, immediately follow update the second after the first precisely that will might have changed. This does not occur when an asynchronous gate is placed between the synchronous gates, since the evaluation occurs after all synchronous gates.

asynchronous gates synchronous gates update all at to affect the inputs of ng the first. But if we ll happen, that the inputs nchronous gate is luation of this one

A potential problem with the synchronous scheme is that at the same time asynchronous gates update with the asynchronous gates) that are just enabled causing same order problem for latches sooner or later synchronous (or latch) input. Luckily Leon latches synchronous gates rising edge, meaning latches always asynchronous gates change, and we can ignore this problem now.

there and in EMIL e, also latches (handled update, potentially ter affecting a is enable low, and ys are disabled when tential problem for

4.8.3 Queue system

Gate queues are handled in the simplest manner. Each memory area fitting all gates in that queue, implemented at the bottom of the memory area. A specific gate is placed at stack bottom (much like queue automatically switching to next queue when the current scheduled gate count is used to keep track of scheduled benefit of not having to check all queues for gates

h queue receives a ented as a stack with the al queue-switching iler in [Maurer97]), ent is empty. A uled gates. This has the every cycle, and it

handles gate loops (gates scheduled in a queue are simply wrapped around to first queue if there are gates in last queue is finished. The drawback is extra instructions for *each* evaluated gate (the cheaper way would be to identify all loop gates and create a special exception type queues, evaluated twice every half cycle, meaning queues for gates if all queues have to be checked, 4.5 million is needed).

4.9 Test setup

The goal of this work was to be able to simulate a fast. To know how the simulator performs with a load such as a netlist in the simulator and actually what to expect, as done with EMIL above, might give

Here we face some problems, the first is that we have an available netlist, next is that loading such a large time (reading the netlist fast was not the goal of EMIL, thus the slow (double linked list) EMIL code would require much extra work to synthesize new components, and write test programs etc.

All of those problems, as well as letting us compare EMIL, were solved by instantiating the Leon netlist simulate instance by instance cycle by cycle. Since implemented with hierarchical netlists in mind this (Hierarchical support is not entirely completed or shared hierarchical instances, and the old netlist netlist.)

The solution resulted in a large netlist consisting of instances sharing the same structure. Note that in a couple of Leon instances it is probably, in comparison to a netlist, not realistic that the degree of shared structure is this high. When examining the result we must keep this in mind. Each of its own memory and prom, the latter loaded with different matrix addition programs. Thus each instance is independent of the others. For the purpose of simulation the main simulator loop was slightly modified:

```

for each halfcycle
  clock = not clock
  for each instance
    interface Leon ports
    evaluate asynchronous gates
    if clock is high then
      evaluate synchronous rising edge gates
    else
      (no falling edge gates)
    end if
    evaluate asynchronous gates
  end for
end for

```

As shown above we simulate as if it was one large netlist possibly interchanging data between different hierarchical instances each cycle. Simulate the first instance all cycles, then switch into the next instance and simulate all cycles again etc. (i.e. exchange the two outer loops) would have been possible in our cases since no data exchange took place, but would give unrealistic good cache behavior (it would be equal to multiplying the one instance execution time).

To conclude, we simulated several instances of a gate-level netlist implementing the SPARCv8 processor Leon, each Leon independently running a matrix addition program.

4.10 Verification

Of course we have to be sure the simulator is correct, i.e. that the loaded netlist has exactly the same state (viewed from gate level) as the corresponding physical implementation in each stable state. Otherwise the simulator would be useless. This comparison was done against the previous simulator EMIL. However, due to the old implementation of the netlist in EMIL, which was reused in this work, finding the logic value of a net is slow. So this check was not done in each stable state, but only at sparse points and last simulated cycle, based on the assumption that most errors would remain and multiply in the next cycle (which do tend to be true from debug experiences). Also, an exhaustive check would only be useful if we are sure the reference simulator is correct.

The result of the program running on the simulated netlist Leon was also checked to be correct (though this does *not* guarantee the correctness of the simulator).

5 Result

MICA was tested with different number of Leon instances and 50000 cycles with results listed in Table 3 and Figure 9. The table lists in turn number of Leon instances simulated, total simulation time for all instances, total memory, total memory times gate activity, execution time for each Leon instance, memory used per Leon instance, and finally how many bytes each gate uses on average.

<i>Leon Instances</i>	<i>Time (mm:ss)</i>	<i>Memory (KB)</i>	<i>Critical Mem(KB)</i>	<i>Time/Inst. (s)</i>	<i>Mem/Inst. (KB)</i>	<i>Mem/Gate (Bytes)</i>
1	00:10	242	28.4	10.0	242.1	11.1
2	00:20	267	31.4	10.0	133.7	6.1
4	00:42	318	37.3	10.5	79.5	3.6
8	01:37	419	49.2	12.1	52.4	2.4
16	03:23	621	72.9	12.7	38.8	1.8
32	06:54	1026	120.4	12.9	32.0	1.5
64	13:48	1834	215.3	12.9	28.7	1.3
128	27:36	3452	405.2	12.9	27.0	1.2
256	55:10	6686	785.0	12.9	26.1	1.2

Table 3 Benchmarks




Figure 9 Execution time

The benchmark was run on an Athlon Thunderbird 1466MHz (64+64KB exclusive L1 cache, 256KB L2 cache, and 512MB RAM), compiled with gcc 3.2.2-O3-march=athlon. Old EMIL was also run on a non-identical configuration, 50000 cycles took 7.25s (from Table 4 on page 35).

For the purpose of comparison, and since a buffered solution can be implemented in EMIL as well, MICA was run with order-2.3, Gate ordering). Using the buffered solution gave an 11% performance increase (8.9s). 26 buffers had to be added after gates split, causing a total of only 30 extra evaluations (in EMIL we must expect much more extra buffers (~800) and evaluations).

The graph in Figure 9 shows the execution time and memory requirements from Table 3. We use a logarithmic scale on both axes to get a unified view in the lower left corner. The memory requirements behave as we can expect from the implementation. With few instances, structure memory dominates, whereas with many instances, data dominates. Looking at the execution time, it seems really good, increasing only linearly with the number of instances. However, looking closer, things are a little worse.




Figure 10 Per instance graph

In Figure 10 the graph over memory and execution time shows us we actually have a 30% performance decrease approximately 4 to 16 instances. What we see can be moved from utilizing mostly L1 cache to utilizing the four instances most frequently used gates fit in the but with 16 to 32 instances this is not enough. This expects a similar performance decrease when reaching when not even the L2 cache is enough. Amazingly this and the explanation is probably that with several L1 structures are a constant occupying the L1 cache, which thrashed back and forth between main memory and the

memory instance going from interpreted as the L2 cache. With up to 64KB L1 data cache, this interpretation would be above 128 instances, this does not happen, even in instances, the data areas are L2 cache.

This is an effect of the fact that the memory demand in instances is strongly idealized, sharing one structure growing unrealistic the more instances we have. This design most likely needs more memory for structure memory requirement and decreasing performance by more caches and memory.

With many Leon structures for all instances is a million-gate area, increasing rethrashing in

The measure of most frequently used memory (critical memory) can be discussed. It is not likely that it is the same subset of the gates that switch each cycle. But it is a simple way to get a rough hint. From the graph we can see that the performance degradation occurs in the interval from 30 to 90KB, just around the L1 data cache size.

memory) can be set of the gates that switch in. From the graph we see the interval from 30 to

Using the statistics to do some calculations with a more reasonable structure sharing of three to one, we find that 319 4KB memory would be required already at 32 instances. That means a critical size of 374K and more cannot be expected to give good cache behavior. Thus, we cannot expect the speed of $117\text{M}/12.9 = 9\text{M}$ gates per second with more than ~ 275000 gates (~ 635000 count gates).

more reasonable 4KB memory would be a size of 374K and . Thus, we cannot with more than

The observant reader might already have noticed that MICA actually is 38% slower than EMIL simulating one Leon 50000 cycles. Is this all big failures then? Well, not really. The main purpose was to simulate large designs fast, and from the discussion of what to expect from EMIL with many gates, MICA would be faster at this task. (Of course it would be very interesting to actually test EMIL's performance on a large design, or on several Leon instances, but due to the lack of large freely available designs, the implementation of EMIL this would be too cumbersome, and the discussion has to suffice.)

tMICA actually is es. Is this all big stosimulate large pect from EMIL with course it would be very alargedesign, oron efreelyavailable designs mbersome, andthe

What we can do is to look at the statistics from EMIL and try to explain why MICA is slower, and how to

IL and MICA in Table overcomethis.

	EMIL			MICA		
	<i>Total</i>	<i>Each cycle</i>	<i>Each second</i>	<i>Total</i>	<i>Each cycle</i>	<i>Each second</i>
Executiontime	7.25s	145ns	-	10.00s	200ns	-
Simulatedcycles	50000	-	6897	50000	-	5000
Gateevaluations	64M	1278	8.8M	117M	2331	11.7M
Synchronous	4.0M	79	548K	3.4M	69	343K
Queueswitches	-	-	-	4.5M	-	-
Schedules ¹	22M	447	3.1M	131M	2614	13.1M
Dummyschedules	-	-	-	13M	266	1.3M
Memoryused ²	348KB			242KB		
Gateactivity	14.8%			11.7%		
Criticalmemory ³	52KB			28KB		
Totalgates	8637			19856		
Totalnets	10858			21896		

¹ Calculated differently in MICA

² Not including 11328 bytes for Leon internal registers and cache

³ Memory times gate activity as a simple approximation of frequently used memory

Table 4 Comparison

The first we note is the huge difference in scheduled evaluations. For schedule this is partly because they are calculated differently. EMIL counts all scheduler routine calls as a fan-out for a gate (one call per changed output signal). MICA counts each gate evaluation queue. Dummy schedules occur in MICA when the gate to schedule is already scheduled (equal to the number of gates with multiple changed inputs). The other reason, valid for both schedules and evaluations, is that MICA has more gates to evaluate due to split gates. Something interesting is that MICA evaluates 11.7 million gates per second while EMIL only evaluates 8.8 million, thus MICA is 33% faster per gate but still 38% slower in total. The explanation is also here to be found in the total number of gates. MICA requires counting compatible gates with only one output per gate, meaning a lot of gates have to be split into simpler versions.

Despite this large number of gates MICA is much more memory efficient. MICA requires 30% less memory for one instance of Leon. Thus, the counting method of storing and evaluating gates are very memory efficient. The main reason for this is that all fan-in pointers can be removed, saving about 50% memory per gate.

To see where all extra gates come from we have to look in Appendix A, Statistics. Since it is the new nets that cause evaluations not done before¹, we look at which nets that are added rather than gates. Because gates and nets closely match nets primarily have a one-to-one relationship added gates anyway. (Only pads, synchronous gates and some adders have added gates anyway.) Originally there are 10858 nets in Leon. 10584 are added because of split count in compatible gates. 45 are added to buffer gates with huge nets (since we need AtZero gates to hold huge nets). The statistics include only the gate types out of the 84 used that need special treatment. To toggle statistics from EMIL is also included together with a worst-case estimation of how many extra evaluations the split gate would cause for a single input change. (Schedule statistics show that only 10% of the gates had more than one input change, but we must remember this is collected in MICA, after some gates with many input splits are split.) Adding the total sum of estimated extra evaluations with the total evaluations in EMIL give us a total sum of $64M + 67M = 131M$ evaluations, slightly more than those of MICA. It is thus reasonable (and disappointing) to say that the worst case is generally what we get. Early estimations was too optimistic, and the assumption that a change in one input to a complex gate would not lead to the evaluation of all parts in the split version, leading to reduced gate activity, had only little effect.

But looking at the statistics we also see that the main problem is FDS2L and the small multiplexers (discussed in section 3.1, Problem 1). Together they stand for over half of the extra evaluations. Creating special types for those is expected to pay off. Some late experiments indicated 11M less evaluations if the FDS2L gate uses a special type.

¹It is the nets that are given the results of gate evaluations. The calculation of net values must have been done in some way for all nets that existed in EMIL simulation. New gates storing the result to old nets just move this calculation to the new gate. Thus it is mainly the new nets that create work in MICA that was not done in EMIL.

6 Conclusion

Simulation is an important part of digital circuit development and verification. Both hardware simulators are expensive and software simulation is slow on today's large designs.

We have implemented MICA to simulate large designs. One major part of this work has been to reduce the memory required for such design, in order to use the faster cache memory in a higher degree. The Count Algorithm used has shown to be very space efficient, by not storing fan-in information. We use 30% less memory than the reference simulator EMIL, before further reduction by section 7.

This reduction is despite the major drawback of the algorithm, that incompatible gates have to be split or specially handled. The MICA simulation netlist contains twice as many nets as the original netlist. This is also the reason that the reference simulator is in total 28% faster than MICA, at least for small netlists. Seen from evaluation speed MICA is 33% faster, evaluating 12M gates per second compared to 9M gates per second for EMIL. We note that the overall speed of MICA depends on the Logic Library. When using a library containing only simple gates MICA would be faster also in total.

To emulate a netlist with a high number of gates we simulated up to 256 instances of our testing netlist. This corresponds to 2.2M gates (5.1M gates in MICA) and was simulated at 9M gates per second, which is the same speed as EMIL despite a much larger netlist. However, due to an unrealistic hierarchy sharing, we can't expect this speed with more than 250000-gates. A larger cache would raise this limit.

From simulator perspective this is reasonable fast, on average 163 processor cycles are used per evaluated gate. From a user perspective however, the speed attained is very slow. A real circuit can be clocked in MHz, while we in simulation of 300000 gates can measure sure this in Hz only. With this slow down simulation of one second circuit time would take 12 days. If we need to simulate the circuit for more than some hundred thousand cycles this is not feasible. It seems software gate-level simulation of huge netlists have a long way to go, and much work remain.

To conclude, MICA shows interesting features when it comes to memory requirement and gate evaluation speed. Gates can be stored without fan-in information, and evaluated fast with a standard function. The major drawback is that not all gates are directly compatible, requiring special handling. In section 7, Future Optimizations below we briefly describe some ideas to reduce the penalty of this and other ideas.

7 Future Optimizations

There are many ways to modify MICA in order to increase speed or reduce memory needs. Some of these were intended to be part of this work, but were canceled due to lack of time. Those improvements are instead presented in this section.

Some of these improvements are instead presented in this section.

7.1 Remove FixAt gates

The Leonnet list has 662 logic_1 gates and 320 logic_0 gates. In MICA, those are kept as is. One optimization would be to remove those gates since they are not needed. In the case of logic_0 gates removed, and logic_1 should be possible to remove each fan-out gates count start value. This will not affect simulation speed, but reduce the structure and data size by almost 10% respectively. From observability point of view, this means those gates and nets will not exist in the simulator, which might be

undesired or confusing. In MICA, removing those gates, as they can just be removed after first incrementing, affects simulation speed, and is a kilobyte of data, which is not a desirable or confusing.

7.2 Remove unnecessary gates

Some gates in Leon, most notably flip-flops and adders, have two outputs, but in some cases one output is unused. When those gates are split to one unused output can be removed. A total of 428 such unused outputs exist in Leon, but many of those are from flip-flops, and since they are double-gates this does not apply to them. Thus no noticeable improvement is expected for Leon.

Some gates in Leon, most notably flip-flops and adders, have two outputs, but in some cases one output is unused. When those gates are split to one unused output can be removed. A total of 428 such unused outputs exist in Leon, but many of those are from flip-flops, and since they are double-gates this does not apply to them. Thus no noticeable improvement is expected for Leon.

Second, all inverters being the only fan-out of a gate, simply inverting the output at value for the fan-in observability for the net connecting the inverter and then it is removed. Most such inverters are removed [EMIL2002].

Inverters can be removed by simply inverting the output at value for the fan-in observability for the net connecting the inverter and then it is removed. Most such inverters are removed [EMIL2002].

7.3 Reduce structure size further

The original plan was to use smart gate ordering to minimize the distance to fan-out gates, and then store the fan-out offsets in each gate structure (smaller pointers) per fan-out, and is still to be investigated.

The original plan was to use smart gate ordering to minimize the distance to fan-out gates, and then store the fan-out offsets in each gate structure (smaller pointers) per fan-out, and is still to be investigated.

One interesting thing when it comes to size reduction statistics after gates are split. It shows that 77% of all gates have only one fan-out. Since those gates use only half the space allocated for a gate in unused. Moreover, for the most common gate AtZero, this fact is true for 89% (65% of total evaluated gates). A highly optimized one fan-out AtZero type might be worthwhile.

One interesting thing when it comes to size reduction statistics after gates are split. It shows that 77% of all gates have only one fan-out. Since those gates use only half the space allocated for a gate in unused. Moreover, for the most common gate AtZero, this fact is true for 89% (65% of total evaluated gates). A highly optimized one fan-out AtZero type might be worthwhile.

We could for example shrink the standard gate store to one fan-out, and store larger fan-outs special.

gesize to include only

What takes space and time is to store and load pointersto inputs and outputs. So we could partition the netlist into small asynchronous networks, for example networks between synchronous gates, and uses smaller pointers within each network. This would be best done to reduce input and outputs. Grouping gates with many inputs together with many outputs does not gain very much.

tersto inputs and asynchronous networks, uses smaller pointers to reduce input and outputs. s do not gain very

7.4 Special MUX21 and FDS2L types

This is something really needed. These are very common and probably any netlist. Despite their very simple function they are split into 4-5 gates. Estimations show that 26% of all evaluations could be removed if each of them could be represented with a single gate. The drawback of adding extra gate types is more choices in the main switch.

mong gates in Leon, function they are split into evaluations could be removed gate. The drawback of switch.

7.5 Circular queues system

A simple version of this was implemented in EMIL, but it was not successful due to the way the levelization is done. It tried to exploit that gates most often schedule their fan-out in the next level to reduce the number of queues. Here is a vague idea of preparing for the levelization already when levelizing the netlist. If we are able to restructure the levelsonogate have their fan-out further away than say 8 levels, they could be used as the queue 8 away from the current. As a queue just evaluated could be reused as the queue 8 away from the current. As is, levelization places all synchronous gates in level zero, causing gates with low level to have many fan-outs in all levels. Instead allowing several asynchronous levels could increase the level of many gates, decreasing the gap to fan-outs.

ut it was not. It tried to exploit that to reduce the number of queues already when the levelsonogate have a queue just evaluated could be, levelization places with low level to have several asynchronous levels the gap to fan-outs.

7.6 Take care of clock timing

A potential problem regarding evaluation order of fan-outs was observed in section 4.8.2, Main simulation loop. This should be solved somehow, probably involving some classification of how gate dependencies depend on different clock events. Two phases of clocking is shortly mentioned in [Jennings91].

ynchronous gates and simulation loop. This should be classification of how gate clocking is shortly

7.7 Assemble main evaluation loop

By assembling the main simulation switch loop and pointersto inputs and outputs, we could probably utilize the CPU registers more efficiently, and remove some instructions. Performance would increase at the cost of portability.

hemost common more efficient, and eat cost of

7.8 Partitions and compiled super-gates

In previous work gates have been partitioned in scheduling overhead, for example [Blaauw93]. If we then list into many small asynchronous nets, compile selectively for partitions with high activity.

Creating a dumb oblivious compiled version of a fast fan-out is fairly easy. We simply replace the counter type and do for corresponding condition, each fan-out with an order all code fractions by queue. The data are a word. Interesting is that for such compiled version all fan-outs can be removed, when a fan-out points to an inverter. All we need is a flag identifying inverter. We don't tell.

We can also think of partitioning all gates whose output affects one specific input to a multiplexer into one cluster. Such cluster would only need evaluation when that specific multiplexer input is selected.

output store reduce manager to partition simulation could be done

structure are easy to see. Output value with code add instruction, and could not need to change. Inverters can be removed, when a fan-out points to an inverter since the counter type

output later on only cluster. Such cluster multiplexer input is

7.9 Order gates by evaluation frequency

Currently gates have no specific order in the simulation. Locality of event-driven simulation is poor. MICA has 8 bytes per gate in the data area, and 8 bytes per gate in the cache line of an Athlon CPU is 64 bytes (32 bytes for [AMD]). This means seldom evaluated gates will waste cache line. By placing gates in order of evaluation frequency the locality could be increased to utilize the cache more effectively.

simulation netlist, and the size is only one byte per structure area, while a Pentium III CPU wastes much of each cache line. The locality could be

7.10 Hardware support

Calculating the new output of a gate is a rather simple operation, and so is scheduling a single fan-out. Nevertheless those actions need quite a few assembler instructions each happen, but just for the interesting thought we could have hardware support to do these operations in one clock cycle.

multiple operation, and so is scheduling. Nevertheless those actions need quite a few assembler instructions each happen, but just for the interesting thought we could have hardware support to do these operations in one clock cycle.

8 Explanations

ASIC	Application Specific Integrated Circuit.
ASIP	Application Specific Instruction set Processor .
co-design	Simultaneous design of hardware and software to speed up time to market.
critical size	Dumb estimation of most frequently used memory by the product of gate activity and total memory.
EDIF	Electronic Design Interchange Format.
fan-in	The gates connected to a gates inputs.
fan-out	The gates connected to a gates output.
gate activity	The average percentage of gates changing during one cycle.
gcc	GNU Compiler Collection.
half-cycle	The time during which the clock is high or low, that is, the time from rising to falling clock edge, or from falling to rising.
IP-package	Intelligent Property package, circuits can be delivered as nothing but a soft description in some language or file format.
LCC	Levelized Compiled Code.
level	Maximum number of gates of furthest preceding circuit port or synchronous gate.
levelization	Method to determine each gates level.
logic library	A collection of gate types and a functional description for each type.
net	The wire connecting a gate output with the inputs of its fan-out gates.
netlist	Design description in form of gate networks .
PCB	Printed Circuit Board.
PERL	Practical Extraction and Report Language, a text manipulating script language.
queue	Storage space for one or a set of levels.
SPARC v.8	Scalable Processor Architecture version 8 .

stable-state	Time-point when all signals have propagated to a latch or register.
system-on-chip	Everything integrated in one chip, no more PCBs crammed with chips.
VHDL	VHSIC Hardware Description Language.
VHSIC	Very High Speed Integrated Circuit.

9 Acknowledgements

I would like to thank Bengt Werner at Virtutech, and for their ideas and support. I also want to thank T
EMIL. Can't do without it, and could certainly not have
Thanks.

d Erik Larsson at LiU,
omas Holmberg for
ed on without it.

10References

- [COSMOS87] Randal E. Bryant, Derek Beatty, Karl Brace, Kyeongsoon Cho, Thomas Sheffler
COSMOS: A Compiled Simulator for MOS Circuits
24th ACM/IEEE Design Automation Conference, pp. 9-16, 1987
- [EMIL2002] Tomas Holmberg
EMIL: An Event-Driven Multi-Queue Interpretive Levelized Gate-Level Simulator
Thesis work, Microelectronics and Information Technology, Royal Institute of Technology, Sweden, 2002
- [LECSIM90] Zhicheng Wang, Peter M. Maurer
LECSIM: A Levelized Event Driven Compiled Logic Simulator
27th ACM/IEEE Design Automation Conf., pp. 491-496, 1990
- [SLS88] Zeev Barzilai, Daniel K. Beece, Leendert M. Husmain, Vijay S. Iyengar, Gabriel M. Silberman
SLS - A Fast Switch-Level Simulator
IEEE Transactions on Computer-Aided Design vol. 7, no. 8, pp. 838-849, August 1988
- [SSIM87] Lang-Terng Wang, Nathan E. Hoover, Edwin H. Porter, John J. Zasio
SSIM: A Software Levelized Compiled-Code Simulator
24th ACM/IEEE Design Automation Conference, pp. 2-8, 1987
- [Ashar95] Pranav Ashar, Sharad Malik
Fast Functional Simulation Using Branching Programs
Proceedings of the 1995 IEEE/ACM International Conference on Computer-aided Design, pp. 408-412, December 1995
- [Bertacco99] Valeria Bertacco, Maurizio Damiani, Stefano Quer
Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits
36th ACM/IEEE Design Automation Conf., pp. 391-396, 1999
- [Blaauw93] David T. Blaauw, Larry G. Jones
Reducing the Scheduling Cost in Event-Driven Simulation Through Component Clustering
4th European Conference on Design Automation, pp. 18-22, 1993
- [DeVane97] Charles J. DeVane
Efficient Circuit Partitioning to Extend Cycle Simulation Beyond Synchronous Circuits
Proceedings of the 1997 IEEE/ACM International Conference on Computer-aided Design, pp. 154-161, November 1997

- [French95] Robert S. French, Monica S. Lam, Jeremy R. Levitt, Kunle Olukotun
A General Method for Compiling Event-Driven Simulations
32nd ACM/IEEE Design Automation Conference, 1995
- [Gateways94] Peter M. Maurer, Yun Sik Lee
Gateways: A Technique for Adding Event-Driven Behavior to Compiled Simulators
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 3, pp. 338-352, March 1994
- [Jennings91] Glenn Jennings
A Case against Event-Driven Simulation for Digital System Design
24th annual Symposium on Simulation, pp. 170-176, April 1991
- [Jiang2003] Yunjian Jiang, Slobodan Matic, Robert K. Brayton
Generalized Cofactoring for Logic Function Evaluation
40th Conference on Design Automation, pp. 155-158, June 2003
- [Jones94] Larry G. Jones, David T. Blaauw
A Cache-Based Method for Accelerating Switch-Level Simulation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 2, pp. 211-218, February 1994
- [Lewis91] David M. Lewis
A Hierarchical Compiled Code Event-Driven Logic Simulator
IEEE Transactions on Computer-Aided Design, vol. 10, no. 6, pp. 726-737, June 1991
- [Maurer94] Peter M. Maurer
The Inversion Algorithm for Digital Simulation
Proceedings of the 1994 IEEE/ACM International Conference on Computer-aided Design, pp. 258-261, 1994
- [Maurer96] Peter M. Maurer
Is Compiled Simulation Really Faster than Interpreted Simulation?
9th International Conference on VLSI Design, pp. 303-306, 1996
- [Maurer97] Peter M. Maurer
The Inversion Algorithm for Digital Simulation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 7, pp. 762-769, July 1997
- [Maurer99] Peter M. Maurer
Efficient Simulation for Hierarchical and Partitioned Circuits
12th International Conference on VLSI Design, pp. 236-241, 1999

- [Maurer2000] PeterM.Maurer
EventDrivenSimulationWithoutLoopsorConditionals
Proceedingsofthe2000IEEE/ACMInternationalConferenceon
Computer-aidedDesign,pp.23-26,2000
- [Olukotun98] KunleOlukotun,MarkHeinrich,DavidOfelt
DigitalSystemSimulation:MethodologiesandExamples
35thConferenceonDesignAutomation,pp.658-663,June1998
- [Shadow93] PeterM.Maurer
*TheShadowAlgorithm:ASchedulingTechniqueforboth
CompiledandInterpretedSimulation*
IEEETransactionsonComputer-AidedDesignofIntegrated
CircuitsandSystems,vol.12,no.9,pp.1411-1413,September
1993
- [YeeAu91] WingYeeAu,DanielWeise,ScottSeligman
*AutomaticGenerationofCompiledSimulationsthrough
ProgramSpecialization*
28thACM/IEEEDesignAutomationConference,pp.205-210,
1991
- [AMD] AdvancedMicroDevicesInc., www.amd.com,2004
- [EDIF] www.edif.org,2004
- [Gaisler] GaislerResearch, www.gaisler.com,2004
- [SPARC] SPARCInternationalInc.
TheSPARCArchitectureManualversion8 ,1992
www.sparc.org,2004

11AppendixA,Statistics

11.1Splitstatistics

<i>Gatetype</i>	<i>InLeon</i>	<i>Splits</i>	<i>Extra nets*</i>	<i>EMIL evaluations</i>	<i>EMIL Activity</i>	<i>WCET**</i>	<i>Extra evaluations</i>
MUX21L	730	4	2,190	6,992,736	19%	4	20,978,208
FDS2L1	676	5	2,950	3,808,294	11%	5	15,233,176
MUX31L	34	7	204	1,176,269	69%	5	4,705,076
AO12P	237	5	948	4,062,416	34%	2	4,062,416
AO7	536	2	536	3,698,926	14%	2	3,698,926
MUX21H	78	4	234	965,651	25%	4	2,896,953
AO2	383	3	766	2,426,294	13%	2	2,426,294
AO1P	284	2	284	2,032,912	14%	2	2,032,912
AO3	163	2	163	1,524,714	19%	2	1,524,714
AO4	266	3	532	1,520,091	11%	2	1,520,091
AO11	152	4	456	1,519,467	20%	2	1,519,467
FJK1S	26	8	195	151,252	12%	7	907,512
EO1	76	3	152	855,586	23%	2	855,586
FA1A	61	2	0	845,849	28%	2	845,849
AO6	109	2	109	775,939	14%	2	775,939
MUX81P	8	12	88	67,956	17%	12	747,516
EON1	122	3	244	705,495	12%	2	705,495
IVDA	52	2	0	401,923	15%	2	401,923
FD1S	98	5	392	67,976	1%	5	271,904
FDS2LP	3	5	12	58,395	39%	5	233,580
AO7P	7	2	7	229,651	66%	2	229,651
B2I	19	2	0	176,862	19%	2	176,862
HA1	40	2	0	145,418	7%	2	145,418
AO3P	4	2	4	72,300	36%	2	72,300
FDS2	102	2	102	63,853	1%	2	63,853
FD4S	1	5	4	5,539	11%	5	22,156
B3IP	4	2	0	5,879	3%	2	5,879
IVDAP	5	2	0	1,990	1%	2	1,990
FJK1	1	6	6	342	1%	6	1,710
MUX41	1	7	6	1	0%	7	6
FD1	575	1	0	624,193	2%	1	0
LD2	128	1	0	13,031,101	204%	1	0
FD2	27	1	0	20,848	2%	1	0
FD4	14	1	0	5,992	1%	1	0
FD1P	1	1	0	67	0%	1	0
Total	5,023		10,584	48,042,177	19%		67,063,362

*FDS2L,FJK1SandFJK1addnetsforsomeearlierun
 nusedinvertedoutputs,thusaddingslightly
 morethanexpected(splits-1)*in_leon

**WCET(WorstCaseEvaluationsTriggeredbysingeli
 nputchange)

11.2 Schedule and evaluation statistics

<i>Type</i>	<i>Schedules</i>	<i>Percent</i>	<i>Explanation</i>
Real	117,401,953	89.83%	Notscheduledbefore
Dummy	13,287,387	10.17%	Scheduledbefore
Total	130,689,340		

<i>Type</i>	<i>Evaluations</i>	<i>Percent</i>	<i>Explanation</i>
AtZero	88,674,199	73.27%	Standardtype
Eval1Up	12,800,128	10.58%	Changeonlatchenableinput
HugeNet	9,000,661	7.44%	Standardtypewithlargefanou t
QueueSw	4,473,446	3.70%	Queueswitches
SynFF	3,431,113	2.83%	Changeonsynchronousflipflop d atainput
AtEven	871,013	0.72%	Fulladdersumfunction
AtPos	845,849	0.70%	Fulladdercarryfunction
Compiled	672,523	0.56%	User-defined(Pads,registersan dcache)
Latch	231,229	0.19%	Changeonlatchdatainput
FlipFlop	26,762	0.02%	Changeonasynchronousflipflop d atainput
FixAt	982	0.00%	Logic0/1gates
Eval1UpIf	42	0.00%	Changeonflipflopclearorpreset input
Total	121,027,947		

11.3 Fan-out statistics

Fanout statistics for all gates

<i>Fanout</i>	<i>Orignets</i>	<i>Percent</i>	<i>Aftersplit</i>	<i>Percent</i>	<i>Afterbuf</i>	<i>Percent</i>
0	306	2.82%	306	1.43%	306	1.40%
1	6,483	59.71%	16,480	76.86%	16,934	77.34%
2	1,948	17.94%	2,254	10.51%	2,254	10.29%
3	833	7.67%	940	4.38%	940	4.29%
4	381	3.51%	448	2.09%	448	2.05%
>5	907	8.35%	1,014	4.73%	1,014	4.63%
Added	0		10,584		454	
Total	10,858		21,442		21,896	

Fanout statistics for AtZero type

<i>Fanout</i>	<i>Amount</i>	<i>Percent</i>	<i>Evaluations</i>	<i>Percent</i>	<i>Oftotalevaluations</i>
1	14,662	88.43%	78,965,438	89.05%	65.25%
Other	1,919	11.57%	9,708,761	10.95%	8.02%
Total	16,581		88,674,199		73.27%

12AppendixB, Grammar

```
gate:      NAME { stmtlist }

stmtlist:  stmtlist stmt
|          stmt

stmt:      set ';'

assign:    OUTPUT '=' or

or:        or '+' and
|         and

and:       and not
|         not

not:       expr '\''
|         expr

expr:      '(' assign ')'
|         '(' or ')'
|         INPUT
|         LOGIC

clock:     assign ON INPUT
|         assign WHEN INPUT
|         assign

set:       clock RESET INPUT
|         clock PRESET INPUT
|         clock
```


 LINKÖPINGS UNIVERSITET	Avdelning, Institution Division, Department Institutionen för datavetenskap 581 83 LINKÖPING	Datum Date 2004-05-12
--	--	------------------------------------

Språk Language Svenska/Swedish X Engelska/English	Rapporttyp Report category Licentiatavhandling X Examensarbete C-uppsats D-uppsats Övrig rapport _____	ISBN ISRN LITH-IDA/DS-EX--04/046--SE Serietitel och serienummer ISSN Title of series, numbering _____
---	--	---

URL för elektronisk version
<http://www.ep.liu.se/exjobb/ida/2004/dt-d/046/>

Titel	Simulering av miljoner grindar med Count Algoritmen
Title	The Counting Algorithm for simulation of million-gate designs
Författare	Klas Arvidsson
Author	

Sammanfattning
 Abstract

A key part in the development and verification of digital systems is simulation. But hardware simulators are expensive, and software simulation is not fast enough for designs with a large number of gates. As today's digital designs constantly grow in size (number of gates), and that trend shows no signs to end, faster simulators handling millions of gates are needed. We investigate how to create a software gate-level simulator able to simulate a high number of gates fast. This involves a trade-off between memory requirement and speed. A compact netlist representation can utilize cache memories more efficient but requires more work to interpret, while high memory requirements can limit the performance to the speed of main memory. We have selected the Counting Algorithm to implement the experimental simulator MICA. The main reasons for this choice is the compact way in which gates can be stored, but still be evaluated in a simple and standard way. The report describes the issues and solutions encountered and evaluate the resulting simulator. MICA simulates a SPARC architecture processor called Leon. Larger netlists are achieved by simulating several instances of this processor. Simulation of 128 instances is done at a speed of 9 million gates per second using only 3.5MB memory. In MICA this design correspond to 2.5 million gates.

Nyckelord
 Keyword

simulation, count-algorithm, gate-level, interpretive, event-driven, hierarchical, multi-queue, computer-aided design, logic evaluation, zero-delay