A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-m CMOS for Medical Implant Devices

Dai Zhang, Ameya Bhide and Atila Alvandpour

Linköping University Post Print

N.B.: When citing this work, cite the original article.

©2012 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.


http://dx.doi.org/10.1109/JSSC.2012.2191209
Postprint available at: Linköping University Electronic Press
http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-80792
Paper title: A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-µm CMOS for Medical Implant Devices

Authors: Dai Zhang, Ameya Bhide, and Atila Alvandpour

Affiliation: Department of Electrical Engineering, Linköping University, Linköping, Sweden

Authors’ contact information:

Dai Zhang                      Ameya Bhide                      Atila Alvandpour
Student Member, IEEE           Student Member, IEEE           Senior Member, IEEE
Email: dai@isy.liu.se           Email: ameya@isy.liu.se          Email: atila@isy.liu.se
Tel: +46(0)13-282703           Tel: +46(0)13-288946           Tel: +46(0)13-285818

Abstract

This paper describes an ultra-low power SAR ADC for medical implant devices. To achieve the nano-watt range power consumption, an ultra-low power design strategy has been utilized, imposing maximum simplicity on the ADC architecture, low transistor count and matched capacitive DAC with a switching scheme which results in full-range sampling without switch bootstrapping and extra reset voltage. Furthermore, a dual-supply voltage scheme allows the SAR logic to operate at 0.4 V, reducing the overall power consumption of the ADC by 15% without any loss in performance. The ADC was fabricated in 0.13-µm CMOS. In dual-supply mode (1.0 V for analog and 0.4 V for digital), the ADC consumes 53 nW at a sampling rate of 1 kS/s and achieves the ENOB of 9.1 bits. The leakage power constitutes 25% of the 53-nW total power.

Index Terms – ADC, analog-to-digital conversion, low-power electronics, successive approximation, leakage power consumption, medical implant devices.
I. INTRODUCTION

Medical implant devices, such as pacemakers and implantable cardiac defibrillators, target increasingly advanced signal acquisition and signal processing systems. Such devices, which are to be implanted in the human body, require extremely low power consumption in order to operate up to 10 years or more [1]. Analog-to-digital converters (ADCs) are among the most critical and power hungry components of medical implant devices for measurements of various electrophysiological signals (DC to a few kHz [2]). Conversion of the low-frequency analog signals does not need high speed, but requires ultra-low-power operation (e.g. in nW range). This combined with the required conversion accuracy makes the design of such ADCs a major challenge. So far, most of the research on ADCs has been focused on moderate and particularly high-speed applications, while efficient design methodologies and circuit techniques for low-speed and ultra-low-power ADCs have not been explored in depth.

This paper describes a 10-bit 1-kS/s successive approximation register (SAR) ADC in 0.13-μm CMOS for medical implant devices [3]. Trading speed for lower power at such slow sampling rates is not a straightforward task. The major challenge is how to efficiently reduce the unnecessary speed and bandwidth for ultra-low-power operation using inherently fast devices in advanced CMOS technologies. Moreover, the leakage currents contribute to a significant portion of the total power consumption. As an example, Figure 0 shows the average power consumption of an inverter in a 0.13-μm CMOS technology as a function of its switching frequency. The power consumption was simulated at two different supplies (1.0 V and 0.4 V) over two different sizes ($W_{min}/L_{min}$ and $W_{min}/2L_{min}$). It can be seen that the leakage power at 1-10 kHz can constitute more than 50% (50% at 10 kHz) of the total power.
Considering the above discussion and the fact that every nano-watt counts for such ADCs, the main key to achieve the ultra-low-power operation turns out to be the maximal simplicity in the ADC architecture and low transistor count. This essentially means that we avoid ADC techniques with additional complexity and circuit overhead, which are useful for higher sampling rates. Digital error correction [4]-[6] has been frequently used in high-speed ADCs, where capacitor redundancy is utilized to meet the linearity requirement without degrading the speed. However, the circuit overhead required for the digital post-processing leads to additional switching and leakage power consumption. On-chip digital calibration [7][8] serves as an alternative solution without large amount of digital post-processing, but it requires additional calibrating capacitor arrays and registers. Besides, to ensure the calibration efficiency, the comparator offset should be removed prior to linearity calibration. Taking advantage of the low
speed, the proposed ADC utilizes a matched capacitive DAC, being sized to achieve the 10-bit conversion accuracy without digital error correction or calibration, thus eliminating additional devices and significant leakage currents. Moreover, the matched capacitive DAC uses a switching scheme that allows full-range sampling without switch bootstrapping and extra reset voltages. Compared to the energy-efficient switching schemes [9]-[11], the employed approach introduces less overhead in the SAR control logic [9][10] and avoids additional bias voltages in the comparator [11]. To further reduce the power consumption, a dual-supply voltage scheme was employed, allowing the SAR logic to operate at 0.4 V. Utilizing the above design strategy combined with low-leakage circuit techniques, careful circuit optimizations, and circuit layout, the SAR ADC consumes 53 nW power at a sampling rate of 1 kS/s, achieving 9.1 ENOB.

The paper is organized as follows. Section II describes the ADC architecture. Section III presents the detailed circuit design of the ADC. The measurement results and comparison with previous works are shown in section IV, followed by conclusions in section V.

II. ADC ARCHITECTURE

0 shows the block diagram of the proposed ADC. It comprises a matched binary-weighted capacitive DAC, a low-power dynamic latch comparator, a low-leakage/low-voltage synchronous SAR digital logic, and level shifters between the digital logic and the analog blocks. In addition, a differential architecture was employed to have a good common-mode noise rejection.

In a conventional SAR ADC [12], the input voltage is sampled on the bottom-plate nodes of the capacitor array and the top-plate nodes are reset with a fixed voltage. The fixed voltage is commonly chosen to be one of the power rails in order to avoid extra voltage levels. However,
this makes the DAC outputs go beyond the rails during the conversion when full-range input sampling is applied. One common way to solve this problem is to decrease the input range with the penalty of degrading the signal-to-noise ratio. Another alternative is to make the top-plate switches bootstrapped. In this work, we use top-plate sampling [10] with MSB preset to achieve full-range sampling without switch bootstrapping and extra reset voltages. As shown in 0, the differential inputs are initially connected to the top-plates of the capacitor array, and simultaneously the MSB is reset to high and all other bits are reset to low. Next, the top-plate sampling switch is open and the input data is sampled on the capacitor array. The comparator then performs the first comparison. If $V_{DACP}$ is higher than $V_{DACN}$, the MSB remains high. Otherwise, it goes low. Then, the second approximation step starts by setting MSB-1 to high, and
The comparator does the comparison again. The ADC repeats this procedure until all 10 bits are decided. During the entire conversion, the DAC outputs always remain within the rails. Moreover, the common-mode voltage of the DAC outputs is the same as that of the differential inputs, which is equal to mid-rail voltage for full-range input sampling, as shown in Fig. 3. The constant common-mode voltage reduces the signal-dependent dynamic offset of the comparator [11].

Lowering the supply voltage is an efficient technique to reduce both the switching and leakage power consumption. This is particularly true at low data-rates, where transistors can be slow but still meet the target speed. However, for the analog circuits operating with low supply voltages, noise and a reduced dynamic range can degrade the ADC performance. To avoid the analog performance degradation, in this design, we use a dual-supply voltage scheme, which allows the SAR logic to operate at low supply voltages. Our measurement results (in Sec. IV) show that this voltage scaling has reduced the overall power consumption of the ADC by 15% without any loss in performance.
III. CIRCUIT IMPLEMENTATION

In this section, the circuit level design of the DAC, switches, comparator, and SAR digital logic are described. Since these components are critical with regards to power consumption, speed, and accuracy of the entire ADC, much of the design effort was focused on characterizing and optimizing their performance.

A. Capacitive DAC

The capacitive DAC was implemented with a binary-weighted capacitor array instead of split architecture with an attenuating capacitor [13]-[15]. The split architecture is commonly used to reduce the total number of capacitors. However, this technique is sensitive to mismatch as well as to parasitic capacitance. In addition, to meet the linearity requirements, the total capacitance

Fig. 4: Waveform of the DAC switching procedure.
(and the power consumption) of the split architecture can be comparable to those of a conventional binary-weighted structure [16].

The unit capacitor in the DAC should be kept as small as possible for power saving. In practice, it is usually determined by the thermal noise and capacitor mismatch. In this design, mismatch is dominant over thermal noise. Generally, the unit capacitor is modeled with a nominal value of $C_u$ and a standard deviation of $\sigma_u$. For a binary-weighted capacitor array, the worst-case standard deviation of differential nonlinearity (DNL) and integral nonlinearity (INL) occur at the MSB code transition due to the accumulation of the capacitor mismatch. Following the analysis in [17], they can be expressed in terms of LSB as

$$\sigma_{INL,MAX} = \sqrt{2^N - 1} \frac{\sigma_u}{C_u} LSB, \quad (1)$$

$$\sigma_{INL,MAX} = \sqrt{2^{N-1}} \frac{\sigma_u}{C_u} LSB, \quad (2)$$

where $N$ is the ADC resolution. Comparing (1) with (2), the derived worst-case standard deviation of DNL is larger than that of INL. Therefore, (1) is chosen to be a reference in the following analysis. For a typical metal-insulator-metal (MIM) capacitor, it has

$$\sigma(\frac{\Delta C}{C}) = K_\sigma \frac{1}{\sqrt{A}}, \text{ and } C = K_C \cdot A, \quad (3)$$

where $\sigma(\Delta C/C)$ is the standard deviation of capacitor mismatch, $K_\sigma$ is the matching coefficient, $A$ is the capacitor area, and $K_C$ is the capacitor density parameter. The standard deviation of a single capacitor to the nominal value is by factor $\sqrt{2}$ smaller than that of the difference between two capacitors. Thus, $\sigma(\Delta C/C)$ divided by $\sqrt{2}$ is equal to $\sigma_u/C_u$. For high yield, it is necessary to
maintain $3\sigma_{DNL, MAX} < \frac{1}{2}$ LSB. Combining the earlier equations, we obtain a lower bound for the mismatch-limited unit capacitor

$$C_u = 18 \cdot (2^N - 1) \cdot K^2 \cdot K_C.$$  (4)

In this technology, a MIM capacitor has a density of 2 fF/μm² and a matching of 1% μm. It leads to a minimum unit capacitance of 4 fF. So far, the discussion is for the single-ended architecture. For the differential configuration in this design, the unit capacitance can be reduced by half while still satisfying the mismatch requirement. This is because the differential mode doubles the signal range but only increases $\sqrt{2}$ times of the voltage error introduced by the mismatch.

Apart from the mismatch, the design rule will also set a minimum value on the MIM capacitance. The minimum MIM capacitance defined by this process is 27 fF. Consequently, the unit capacitance was set to be 13.5 fF in our work, which was implemented by two minimum process-defined MIM capacitors in series. Hence, the total array capacitance is about 14 pF.

Besides capacitor sizing, a careful layout to avoid linearity degradation is important as well. In this work, we have utilized a partial common-centroid layout strategy for the capacitor array. 0 illustrates the layout floor plan. The MSB capacitors ($C_9 - C_5$) follow a common-centroid configuration to minimize the errors from the non-uniform oxide growth in the MIM capacitors. However, the smaller LSB capacitors ($C_4 - C_0$) have been placed close to the bottom-plate switches to simplify the routing, thereby reducing the parasitic capacitances and resistances of the interconnection. Post-layout simulations showed that the reduced parasitic of the employed partial common-centroid layout results in better DAC linearity, compared to a capacitor array with a full common-centroid layout (where the LSB capacitors were placed in the middle of the array). Based on the simulations, the DAC with the partial common-centroid layout had a peak
DNL of +0.18/-0.20 LSB and INL of +0.30/-0.23 LSB, while the DAC with a full common-centroid layout had a peak DNL of +0.35/-0.16 LSB and INL of +0.40/-0.36 LSB.

![Diagram of capacitor array](image)

Fig. 5: Layout of the capacitor array which follows a partial common-centroid configuration. The capacitors are indicated according to 0.

**B. Switch Design**

The top-plate sampling switch was implemented using a transmission gate, shown in 0, to achieve full-range input sampling. The switch together with the DAC capacitor array acts as the sample-and-hold circuit of the ADC. If the sampling circuit is designed for an $N$-bit performance, then the settling error of the sampled voltage must be less than half of LSB. This requires [18]

$$f_{S_{dB}} > \frac{(N+1) \cdot \ln 2}{\pi} f_S,$$

where $f_S$ is the sampling frequency. In this design, the sampling time is determined by the system clock, which is $N+2$ times the sampling rate. Hence, (5) can be modified to

$$f_{S_{dB}} > \frac{(N+1) \cdot (N+2) \cdot \ln 2}{\pi} f_S.$$  

10 (24)
Based on (6), for a 10-bit 1-kS/s SAR ADC, the required minimum $f_{3dB}$ is about 30 kHz. Taking account of the 14-pF sampling capacitance, the switch on-resistance ($R_{ON}$) should be designed to be less than 380 kΩ.

Apart from the bandwidth requirement, the voltage drop introduced by the leakage current of the switch can also degrade the conversion accuracy due to the low sampling rate. The sub-threshold leakage current of the transistor is the dominant leakage contributor to the switch. In addition, the leakage current shows nonlinear dependence on the input-output voltage difference across the switch, thus introducing harmonic distortion. Increasing the channel length is an effective solution to reduce the sub-threshold leakage current. To further reduce the leakage current, we have utilized a two-transistor stack [19] (shown in 0). 0 shows the simulated sub-threshold leakage currents of two different switches versus their input voltages. The figure compares the leakage current of a single transistor with a channel length of $4L_{min}$ to two transistors in series with channel lengths of $2L_{min}$. It can be seen that the stacked transistors show lower leakage for small input voltages in the range from 0 V to 0.1 V.
Fig. 7: Simulated leakage current of the sampling switch: (a) test-bench (b) leakage current versus input voltage

To determine the channel length of the stacked transistors, the sampling circuit was simulated at 1-kHz sampling frequency with full-range input signal for three different switch lengths \((L_{\text{min}}+L_{\text{min}}, 2L_{\text{min}}+2L_{\text{min}}, \text{and } 3L_{\text{min}}+3L_{\text{min}})\). The frequency of the input signal was swept from near-DC to near-Nyquist bandwidth. The voltage of the sampled output signal was recorded at the end of the hold phase to track the voltage drop. The simulated worst-case signal-to-noise-and-distortion ratio (SNDR) of the recorded voltage was found at near-Nyquist operation. The results of SNDR for three different switch lengths were 60.9 dB, 67.4 dB, and 67.5 dB, respectively. Thus increasing the total channel length beyond \(4L_{\text{min}} (2L_{\text{min}}+2L_{\text{min}})\) did not introduce much benefit for the leakage reduction. Hence, in this work, the channel length of the stacked transistors was chosen to be \(2L_{\text{min}} (0.26\mu m)\).
Furthermore, we sized the transistor width and simulated the switch $R_{ON}$ over the entire input range under -40°C at the slow process corner. The simulated maximum $R_{ON}$ based on the chosen transistor widths (0.3$\mu$m for NMOS and 1.1$\mu$m for PMOS) is about 80 kΩ. With the total array capacitance of 14 pF, the $f_{3dB}$ of the sampling circuit is then calculated to be about 140 kHz, which gives a design margin with more than four times the required minimum $f_{3dB}$.

At the bottom-plate sides, inverters connect the capacitors to the power rails. Ideally, minimum-size transistors can be used for all the inverters because of the low sampling rate, thus minimizing power consumption. In practice, however, special care must be taken during sizing of the MSB inverter. The NMOS top-plate sampling switch introduces parasitic PN-junction on the top-plate node. After an input voltage close to ground is sampled, during the MSB to MSB-1 transition, the voltage on the top-plate node can undershoot below ground, forward-biasing the PN-junction and causing charge loss. To avoid the undershoot voltage, the PMOS transistor in the MSB inverter was sized up to six times the minimum width.

**C. Dynamic Latch Comparator**

The dynamic latch comparator [20] is shown in 0. Buffers have been used to make the output loading identical, followed by an SR latch which stores the comparison result for the entire clock cycle.

Since the input common-mode voltage of the comparator is kept at mid-rail voltage, the total comparator offset appears as static offset, which does not affect the linearity of the ADC [11]. The fundamental limitation on the achievable comparator resolution is thermal noise, which has the usual form as $kT/C$ [21][22]. The post-layout extracted capacitor at the comparator output is
about 10 fF, which makes the thermal noise of the comparator in the same order as the quantization noise of the ADC [10].

![Dynamic latch comparator and its succeeding SR latch](image)

Fig. 8: Dynamic latch comparator [20] and its succeeding SR latch

Though the offset of the comparator does not affect the accuracy, it will decrease the input voltage range, thus degrading the signal-to-noise ratio. Monte Carlo simulations of the comparator offset showed a mean offset of 7.8 mV and a standard deviation of 9.1 mV. Assuming 3σ is considered, it results in a total offset voltage of 35.1 mV, decreasing the SNR by 0.31 dB. The decreased SNR introduces a loss of 0.05-ENOB, which is acceptable in this work.

**D. SAR Control Logic**

For low power SAR control logic, we investigated both synchronous and asynchronous solutions. Asynchronous processing [23] has been frequently used for high-speed SAR ADCs in order to avoid a high-frequency system clock. The SAR control logic starts the conversion on the
rising edge of a sampling clock, and triggers the internal comparison from MSB to LSB successively. The delay, usually generated by an inverter line [10], has a large dependency on process, voltage, and temperature variations, which makes it difficult to ensure the DAC settling. Moreover, the short-circuit currents caused by the slow transition of the inverters introduce extra power [10].

The proposed ADC utilizes a synchronous SAR logic, shown in 0. It generates the sample signal and the switch control signals for the DAC. The operation of its multiple-input 10-bit shift register is similar to [24]. A 4-bit counter and a decoder generate the control signals for the 10-bit shift register. The entire logic uses 16 transmission-gate flip-flops and the decoder has been optimized for minimum logic depth and gate count. 0 shows the time sequence of the SAR logic. A 12-kHz system clock has been used, and the sampling clock of 1 kHz is generated by the SAR logic.

Fig. 9: SAR logic.
Since the operating frequency of the SAR logic is 12 kHz, and its switching activity is not high, the leakage power dominates the total power. Several techniques have been used to reduce the leakage currents, including increased channel length, minimum transistor width, and replacing the gate transistors with stacked pairs [25].

To further reduce the switching and leakage power consumption, a dual-supply voltage scheme has been employed, allowing the SAR logic to operate at 0.4 V. The level shifter [26], shown in 0, has been used to convert the logic levels between the SAR and the analog parts. In the entire ADC, twelve level shifters have been used: ten for the DAC control signals, one for the sampling signal of the top-plate switch, and one for the clock signal of the comparator.

**IV. Measurement Results**

The prototype SAR ADC with a core area of 357 × 536 $\mu$m$^2$ was designed and fabricated in a general purpose 0.13-$\mu$m one-poly six-metal (1P6M) CMOS process. It was packaged in a 1.27 mm pitch JLCC package. A photograph of the chip is shown in 0. The unmarked part around the ADC core includes the decoupling capacitors and the I/O buffers for the pads.

Histogram test [27] was conducted to measure the linearity of the ADC. A full-swing, differential sinusoidal input near DC frequency with amplitude of 1 V was applied to the 1-kS/s
ADC. 0 shows the measured DNL and INL error with respect to the output code. The peak DNL error is +0.54/-0.61 LSB, and the peak INL error is +0.45/-0.46 LSB.

Fig. 11: Level shifter [26].

Fig. 12: Die photograph of the ADC in 0.13-μm CMOS technology.

The SNDR of the ADC was measured using tone testing. A fast Fourier transform (FFT) of the 1-kS/s ADC at near-Nyquist operation is shown in 0. The amplitude of the test stimulus was set to -0.5 dBFS. The measured SNDR is 56.7 dB, providing an effective number of bits (ENOB)
of 9.1 bits. 0 shows the ENOB of this ADC with respect to the input frequency, where the ENOB remains almost constant over the entire bandwidth. Hence, the effective resolution bandwidth (ERBW) is higher than the Nyquist bandwidth.

Fig. 13: Measured DNL and INL errors.

Multiple supply voltage domains were utilized, allowing detailed measurement of the power consumption in the DAC, comparator, and SAR control logic, respectively. The total measured power consumption of the 1-kS/s ADC is 53 nW in dual-supply mode ($V_{DDH}$ of 1.0 V for DAC
Fig. 14: Measured 8,192-point FFT spectrum at 1 kS/s.

Fig. 15: ENOB of the ADC versus input frequency.
and comparator, and $V_{DDL}$ of 0.4 V for SAR logic) and 72 nW in 1-V single-supply mode. The measured leakage power of the digital part is 13 nW in dual-supply mode and 22 nW in 1-V single-supply mode, which constitutes 25% and 31% of the total power, respectively. It implies that the digital leakage power consumption is a major contributor to the total power. The power of the level shifters was simulated based on post-layout extraction. In dual-supply mode, the level shifters consume 12 nW power and in 1-V single-supply mode, they consume 10 nW power. Excluding the 10-nW power of level shifters from the total 72-nW power in the single-supply mode would result in a total ADC power of 62 nW. This indicates that the voltage scaling has reduced the overall power consumption of the ADC by 15% without any loss in performance. Table I summarizes the measured performance of the ADC.

The power and dynamic performance of the 1-kS/s ADC under different supply settings were measured. The figure-of-merit (FOM) which has been used to compare the ADC performance is defined as

$$FOM = \frac{Power}{\min\{f_s, 2 \times ERBW\} \times 2^{ENOB}}$$

(7)

Table II shows the measurement results together with the corresponding FOM. The ADC achieves the optimal performance at $V_{DDH} = 1.0$ V and $V_{DDL} = 0.4$ V with the lowest FOM of 94.5 fJ/Conversion.

As demonstrated in this work, at such low-sampling rates, leakage power becomes a significant portion of the total power, degrading the FOM as compared to ADCs for higher sampling rates. Therefore, Table III compares the measurement results of this work to previously
### TABLE I  ADC MEASUREMENT SUMMARY

<table>
<thead>
<tr>
<th>ADC Performance</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.13-μm CMOS</td>
</tr>
<tr>
<td>Sampling Rate</td>
<td>1 kS/s</td>
</tr>
<tr>
<td>Die Area</td>
<td>357 × 536 μm²</td>
</tr>
<tr>
<td>DNL</td>
<td>+0.54 / -0.61 LSB</td>
</tr>
<tr>
<td>INL</td>
<td>+0.45 / -0.46 LSB</td>
</tr>
<tr>
<td>SNDR (at Nyquist)</td>
<td>56.7 dB</td>
</tr>
<tr>
<td>SFDR (at Nyquist)</td>
<td>67.6 dB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADC Power Breakdown</th>
<th>1.0 V</th>
<th>1.0 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Comparator, DAC</td>
<td>2 nW</td>
<td>2 nW</td>
</tr>
<tr>
<td>SAR</td>
<td>0.4 V</td>
<td>1.0 V</td>
</tr>
<tr>
<td>Capacitive DAC</td>
<td>33 nW</td>
<td>33 nW</td>
</tr>
<tr>
<td>Control Logic (SAR + Level Shifter)</td>
<td>18 nW</td>
<td>37 nW</td>
</tr>
<tr>
<td>Total Power</td>
<td>53 nW</td>
<td>72 nW</td>
</tr>
</tbody>
</table>

### TABLE II  ADC PERFORMANCE UNDER DIFFERENT SUPPLY SETTINGS

<table>
<thead>
<tr>
<th>V_{DEE} / V_{DDL} [V]</th>
<th>0.8/0.4</th>
<th>1.0/0.4</th>
<th>1.0/1.0</th>
<th>1.2/1.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power [nW]</td>
<td>45</td>
<td>53</td>
<td>72</td>
<td>94</td>
</tr>
<tr>
<td>ENOB (at Nyquist) [bit]</td>
<td>8.7</td>
<td>9.1</td>
<td>9.1</td>
<td>9.2</td>
</tr>
<tr>
<td>FOM [fJ/Conv.]</td>
<td>108.1</td>
<td>94.5</td>
<td>129.4</td>
<td>159.8</td>
</tr>
</tbody>
</table>

### TABLE III  ADC COMPARISON

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology [μm]</td>
<td>0.18</td>
<td>0.8</td>
<td>0.35</td>
<td>0.13</td>
</tr>
<tr>
<td>Sampling Rate [kS/s]</td>
<td>4.1</td>
<td>0.8</td>
<td>1⁺</td>
<td>1</td>
</tr>
<tr>
<td>Power [nW]</td>
<td>850</td>
<td>3000</td>
<td>230</td>
<td>53</td>
</tr>
<tr>
<td>ENOB [bit]</td>
<td>6.9</td>
<td>9</td>
<td>10.2</td>
<td>9.1</td>
</tr>
<tr>
<td>FOM [fJ/Conv.]</td>
<td>1700</td>
<td>7300</td>
<td>195</td>
<td>94.5</td>
</tr>
</tbody>
</table>

¹The sampling rate of 1 kS/s was reported in [31] and referred in [30] by the same authors.
published SAR ADCs with comparable sampling rates [28]-[30]. As the table shows, this ADC achieves the lowest power and FOM.

![DAC power breakdown](image)

(a) Dual-supply mode $V_{DDL} = 1.0\text{V}$ and $V_{DDL} = 0.4\text{V}$

(b) Single-supply mode $V_{DDL} = V_{DDL} = 1.0\text{V}$

Fig. 16: The ADC power breakdown in dual and single supply modes, where the percentage of digital leakage power is indicated by dark color.

V. CONCLUSION

In this paper, we have presented an ultra-low-power SAR ADC in 0.13-$\mu$m CMOS technology for medical implant devices. The ADC achieves 9.1 ENOB with a power consumption of 53 nW at a sampling rate of 1 kS/s. It utilizes an ultra-low power design strategy, imposing maximum simplicity on ADC architecture, low transistor count, low leakage circuit techniques, and a matched capacitive DAC with a switching scheme which results in full-range sampling without switch bootstrapping and extra reset voltage. Furthermore, a dual-supply scheme allows the SAR logic to operate at 0.4 V, resulting in 15% power reduction compared to
the 1-V single-supply mode without any loss in ADC performance. The paper has also shown that at such low-sampling rates, leakage power can be a significant portion of the total ADC power consumption, degrading the energy efficiency and FOM.
References


