liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Test Scheduling for Modular SOCs in an Abort-on-Fail Environment
IDA Linköpings Universitet.
IC Design Digital Design and Test Philips Research Labs.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
IC Design Digital Design and Test Philips Research Labs.
2005 (engelsk)Inngår i: IEEE European Test Symposium ETS 05,2005, Tallinn, Estonia: IEEE Computer Society Press , 2005Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Complex SOCs are increasingly tested in a modular fashion, which enables us to record the yield-per-module. In this paper, we consider the yield-per-module as the pass probability of the module s manufacturing test. We use it to exploit the abort-on-fail feature of ATEs, in order to reduce the expected test application time. We present a model for expected test application time, which obtains increasing accuracy due to decreasing granularity of the abortable test unit. For a given SOC, with a modular test architecture consisting of wrappers and disjunct TAMs, and for given pass probabilities per module test, we schedule the tests on each TAM such that the expected test application time is minimized. We describe two heuristic scheduling approaches, one without and one with preemption. Experimental results for the ITC 02 SOC Test Benchmarks demonstrate the effectiveness of our approach, as we achieve up to 97% reduction in the expected test application time, without any modification to the SOC or ATE.

sted, utgiver, år, opplag, sider
Tallinn, Estonia: IEEE Computer Society Press , 2005.
Emneord [en]
testing, systems-on-chip, yield-per-module, TAM, test scheduling
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-24699Lokal ID: 6939OAI: oai:DiVA.org:liu-24699DiVA, id: diva2:245021
Tilgjengelig fra: 2009-10-07 Laget: 2009-10-07 Sist oppdatert: 2018-01-13

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

http://www.ida.liu.se/labs/eslab/publications/pap/db/ets05_erila.pdf

Personposter BETA

Larsson, Erik

Søk i DiVA

Av forfatter/redaktør
Larsson, Erik
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric

urn-nbn
Totalt: 67 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf