liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Evaluation of different CMOS processes using a circuit optimization tool
Linköpings universitet, Institutionen för systemteknik, Elektroniksystem.
2009 (engelsk)Independent thesis Basic level (professional degree), 10 poäng / 15 hpOppgave
Abstract [en]

The geometry of CMOS processes has decreased in a steady pace over the years at the same time as the complexity has increased. Even if there are more requirements on the designer today, the main goal is still the same: to minimize the occupied area and power dissipation. This thesis investigates if a prediction of the costs in future CMOS processes can be made. By implementing several processes on a test circuit we can see a pattern in area and power dissipation when we change to smaller processes.

This is done by optimizing a two-stage operational transconductance amplifier on basis of a given specification. A circuit optimization tool evaluates the performance measures and costs. The optimization results from the area and power dissipation is used to present a diagram that shows the decreasing costs with smaller processes and also a prediction of how small the costs will be for future processes. This thesis also presents different optimization tools and a design hexagon that can be used when we struggle with optimization trade-offs.

sted, utgiver, år, opplag, sider
2009. , s. 47
Emneord [en]
CMOS process, Scaling, Operational transconductance amplifier, Optimization tool
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-52338ISRN: LiTH-ISY-EX-ET--09/0365--SEOAI: oai:DiVA.org:liu-52338DiVA, id: diva2:285530
Presentation
2009-12-18, Nollstället, Linköpings universitet 581 33, Linköping, 10:00 (engelsk)
Uppsök
Technology
Veileder
Examiner
Tilgjengelig fra: 2010-01-12 Laget: 2009-12-16 Sist oppdatert: 2018-11-08bibliografisk kontrollert

Open Access i DiVA

Evaluation of different CMOS processes using a circuit optimization tool(642 kB)951 nedlastinger
Filinformasjon
Fil FULLTEXT02.pdfFilstørrelse 642 kBChecksum SHA-512
786bd07c02f3f0895fcab18282bbae44ce9440b48b9d8cbee67e8330095cf0085509de0346f9e2d2d623e0b444ac09efa12309eae38c922b6adc3136f36905a8
Type fulltextMimetype application/pdf

Søk i DiVA

Av forfatter/redaktør
Johansson, Anders
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 952 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

urn-nbn

Altmetric

urn-nbn
Totalt: 429 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf