liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Implementation of a Radix-4, Parallel Turbo Decoder and Enabling the Multi-Standard Support
Linköpings universitet, Institutionen för systemteknik, Datorteknik. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för systemteknik. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för systemteknik. Linköpings universitet, Tekniska högskolan.
Linköpings universitet, Institutionen för systemteknik. Linköpings universitet, Tekniska högskolan.
Vise andre og tillknytning
2012 (engelsk)Inngår i: Journal of Signal Processing Systems, ISSN 1939-8018, E-ISSN 1939-8115, Vol. 66, nr 1, s. 25-41Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

This paper presents a unified, radix-4 implementation of turbo decoder, covering multiple standards such as DVB, WiMAX, 3GPP-LTE and HSPA Evolution. The radix-4, parallel interleaver is the bottleneck while using the same turbo-decoding architecture for multiple standards. This paper covers the issues associated with design of radix-4 parallel interleaver to reach to flexible turbo-decoder architecture. Radix-4, parallel interleaver algorithms and their mapping on to hardware architecture is presented for multi-mode operations. The overheads associated with hardware multiplexing are found to be least significant. Other than flexibility for the turbo decoder implementation, the low silicon cost and low power aspects are also addressed by optimizing the storage scheme for branch metrics and extrinsic information. The proposed unified architecture for radix-4 turbo decoding consumes 0.65 mm(2) area in total in 65 nm CMOS process. With 4 SISO blocks used in parallel and 6 iterations, it can achieve a throughput up to 173.3 Mbps while consuming 570 mW power in total. It provides a good trade-off between silicon cost, power consumption and throughput with silicon efficiency of 0.005 mm(2)/Mbps and energy efficiency of 0.55 nJ/b/iter.

sted, utgiver, år, opplag, sider
Springer Verlag (Germany) , 2012. Vol. 66, nr 1, s. 25-41
Emneord [en]
Turbo codes, VLSI implementation, Radix-4, Parallel interleaver, Multimode
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-75110DOI: 10.1007/s11265-010-0521-6ISI: 000299530700004OAI: oai:DiVA.org:liu-75110DiVA, id: diva2:504548
Merknad
Funding Agencies|European Commission||Ericson AB||Infineon Austria AG||IMEC||Lund University||KU-Leuven||Tilgjengelig fra: 2012-02-21 Laget: 2012-02-17 Sist oppdatert: 2017-12-07

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekst

Personposter BETA

Asghar, RizwanWu, DiSaeed, AliLiu, Dake

Søk i DiVA

Av forfatter/redaktør
Asghar, RizwanWu, DiSaeed, AliLiu, Dake
Av organisasjonen
I samme tidsskrift
Journal of Signal Processing Systems

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 559 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf