liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
High-Throughput Trellis Processor for Multistandard FEC Decoding
Linköpings universitet, Institutionen för systemteknik, Datorteknik. Linköpings universitet, Tekniska fakulteten. Beijing Institute Technology, Peoples R China.
Linköpings universitet, Institutionen för systemteknik, Datorteknik. Linköpings universitet, Tekniska fakulteten. Beijing Institute Technology, Peoples R China.
2015 (engelsk)Inngår i: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 23, nr 12, s. 2757-2767Artikkel i tidsskrift (Fagfellevurdert) Published
Resurstyp
Text
Abstract [en]

Trellis codes, including Low-Density Parity-Check (LDPC), turbo, and convolutional code (CC), are widely adopted in advanced wireless standards to offer high-throughput forward error correction (FEC). Designing a multistandard FEC decoder is of great challenge. In this paper, a trellis application specified instruction-set processor (TASIP) is presented for multistandard trellis decoding. A unified forward-backward recursion kernel with an eight-state parallel trellis structure is proposed. Based on the kernel, a datapath for multialgorithm and a shared memory subsystem are introduced. The flexibility and the compatibility are guaranteed by a programmable decoding flow and the trellis decoding instruction set. Synthesis results show that the area consumption is 2.12 mm(2) (65 nm). TASIP provides trimode FEC decoding ability with the throughput of 533, 186, and 225 Mb/s for LDPC, turbo, and 64 states CC under the clock frequency of 200 MHz, which outperforms other trimode proposals both in area efficiency and recursion efficiency. TASIP provides high-throughput decoding for current standards, including 3rd Generation Partnership Project-Long Term Evolution, 802.16e, and 802.11n, with unified architecture and high compatibility.

sted, utgiver, år, opplag, sider
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC , 2015. Vol. 23, nr 12, s. 2757-2767
Emneord [en]
Application-specific instruction-set processor (ASIP); forward-backward recursion (FBR); multistandard forward error correction (FEC); single instruction multiple data (SIMD); trellis decoding
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-123513DOI: 10.1109/TVLSI.2014.2382108ISI: 000365206300001OAI: oai:DiVA.org:liu-123513DiVA, id: diva2:886289
Merknad

Funding Agencies|National High-Tech Research and Development Program (863 Program) of China [2014AA01A705]

Tilgjengelig fra: 2015-12-22 Laget: 2015-12-21 Sist oppdatert: 2017-12-01bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekst

Personposter BETA

Wu, ZhenzhiLiu, Dake

Søk i DiVA

Av forfatter/redaktør
Wu, ZhenzhiLiu, Dake
Av organisasjonen
I samme tidsskrift
IEEE Transactions on Very Large Scale Integration (vlsi) Systems

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 734 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf