liu.seSök publikationer i DiVA
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Multilevel Gain Cell Arrays for Fault-Tolerant VLSI Systems
Linköpings universitet, Institutionen för systemteknik, Elektroniksystem.
2011 (Engelska)Självständigt arbete på avancerad nivå (masterexamen), 20 poäng / 30 hpStudentuppsats (Examensarbete)
Abstract [en]

Embedded memories dominate area, power and cost of modern very large scale integrated circuits system on chips ( VLSI SoCs). Furthermore, due to process variations, it becomes challenging to design reliable energy efficient systems. Therefore, fault-tolerant designs will be area efficient, cost effective and have low power consumption. The idea of this project is to design embedded memories where reliability is intentionally compromised to increase storage density.

Gain cell memories are smaller than SRAM and unlike DRAM they are logic compatible. In multilevel DRAM storage density is increased by storing two bits per cell without reducing feature size. This thesis targets multilevel read and write schemes that provide short access time, small area overhead and are highly reliable. First, timing analysis of reference design is performed for read and write operation. An analytical model of write bit line (WBL) is developed to have an estimate of write delay. Replica technique is designed to generate the delay and track variations of storage array. Design of replica technique is accomplished by designing replica column, read and write control circuits. A memory controller is designed to control the read and write operation in multilevel DRAM. A multilevel DRAM is with storage capacity of eight kilobits is designed in UMC 90 nm technology. Simulations are performed for testing and results are reported for energy and access time. Monte Carlo analysis is done for variation tolerance of replica technique. Finally, multilevel DRAM with replica technique is compared with reference design to check the improvement in access times.

Ort, förlag, år, upplaga, sidor
2011. , s. 84
Nyckelord [en]
DRAM, SRAM, gain cell, multilevel, fault-tolerant, replica technique, finite state machine, PVT variations.
Nationell ämneskategori
Annan elektroteknik och elektronik
Identifikatorer
URN: urn:nbn:se:liu:diva-71653ISRN: ISRN: LiTH-ISY-EX--11/4508--SEOAI: oai:DiVA.org:liu-71653DiVA, id: diva2:478155
Uppsök
teknik
Tillgänglig från: 2012-01-16 Skapad: 2011-10-27 Senast uppdaterad: 2012-01-16Bibliografiskt granskad

Open Access i DiVA

mldram(3105 kB)923 nedladdningar
Filinformation
Filnamn FULLTEXT01.pdfFilstorlek 3105 kBChecksumma SHA-512
50af40da49e60482281517604ea50aae7c4e126eee3fcde118408712243f917f3e34ac2ce6dd2c395e02691ba00a5f45f5183abce56665d24df249ced388acf0
Typ fulltextMimetyp application/pdf

Sök vidare i DiVA

Av författaren/redaktören
Khalid, Muhammad Umer
Av organisationen
Elektroniksystem
Annan elektroteknik och elektronik

Sök vidare utanför DiVA

GoogleGoogle Scholar
Totalt: 923 nedladdningar
Antalet nedladdningar är summan av nedladdningar för alla fulltexter. Det kan inkludera t.ex tidigare versioner som nu inte längre är tillgängliga.

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 263 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf