liu.seSök publikationer i DiVA
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Design of a parallel A/D converter system on PCB: For high-speed sampling and timing error correction
Linköpings universitet, Institutionen för systemteknik.
2002 (Engelska)Självständigt arbete på grundnivå (yrkesexamen)StudentuppsatsAlternativ titel
Kretskortskonstruktion av system med parallella A/D omvandlare : För höghastighetssampling och korrigering av tidsfel. (Svenska)
Abstract [en]

The goals for most of today’s receiver system are sampling at high-speed, with high resolution and with as few errors as possible. This master thesis describes the design of a high-speed sampling system with"state-of-the-art"components available on the market. The system is designed with a parallel Analog-to-digital converter (ADC) architecture, also called time interleaving. It aims to increase the sampling speed of the system. The system described in this report uses four 12-bits ADCs in parallel. Each ADC can sample at 125 MHz and the total sampling speed will then theoretically become 500 Ms/s. The system has been implemented and manufactured on a printed circuit board (PCB). Up to four boards can be connected in parallel to get 2 Gs/s theoretically.

In an approach to increase the systems performance even further, a timing error estimation algorithm will be used on the sampled data. This algorithm estimates the timing errors that occur when sampling with non-uniform time interval between samples. After the estimations, the sampling clocks can be adjusted to correct the errors.

This thesis is concerning some ADC theory, system design and PCB implementation. It also describes how to test and measure the system’s performance. No measurement results are presented in this thesis because measurements will be done after this project. The last part of the thesis discusses future improvementsto achieve even higher performance.

Ort, förlag, år, upplaga, sidor
Institutionen för systemteknik , 2002. , s. 83
Serie
LiTH-ISY-Ex ; 3238
Nyckelord [en]
Electronics, Analog-to-digital converter, ADC, A/D, sampling system, high speed, timing error, estimation algorithm, time interleaving, parallel architecture, PCB design, conveter, undersampling
Nyckelord [sv]
Elektronik
Nationell ämneskategori
Annan elektroteknik och elektronik
Identifikatorer
URN: urn:nbn:se:liu:diva-1201OAI: oai:DiVA.org:liu-1201DiVA, id: diva2:18375
Uppsök
teknik
Tillgänglig från: 2002-06-07 Skapad: 2002-06-07

Open Access i DiVA

fulltext(1976 kB)8366 nedladdningar
Filinformation
Filnamn FULLTEXT01.pdfFilstorlek 1976 kBChecksumma MD5
dc18cf76fd0d27867b8cc83579deacff38085221de59dd687bc8ec8dd858f087fd4b4bd3
Typ fulltextMimetyp application/pdf

Av organisationen
Institutionen för systemteknik
Annan elektroteknik och elektronik

Sök vidare utanför DiVA

GoogleGoogle Scholar
Totalt: 8366 nedladdningar
Antalet nedladdningar är summan av nedladdningar för alla fulltexter. Det kan inkludera t.ex tidigare versioner som nu inte längre är tillgängliga.

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 1410 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf