liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Symbolic Model Checking of Dual Transition Petri Nets
Dept. Electronics and Computer Science University of Southampton.
Dept. of Electronics and Computer Science University of Southampton.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
Vise andre og tillknytning
2002 (engelsk)Inngår i: 10th International Symposium on HardwareSoftware Codesign CODES 2002,2002, Estes Park, Colorado, USA: IEEE Computer Society Press , 2002, s. 43-Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

This paper describes the formal verification of the recently introduced Dual Transition Petri Net (DTPN) models, using model checking techniques. The methodology presented addresses the symbolic model checking of embedded systems behavioural properties, expressed in either computation tree logics (CTL) or linear temporal logics (LTL). The embedded system specification is given in terms of DTPN models, where elements of the model are captured in a four-module library which implements the behaviour of the model. Key issues in the development of the methodology are the heterogeneity and the nondeterministic nature of the model. This is handled by introducing some modifications in both structure and behaviour of the model, thus reducing the points of nondeterminism. Several features of the methodology are discussed and two examples are given in order to show the validity of the model.

sted, utgiver, år, opplag, sider
Estes Park, Colorado, USA: IEEE Computer Society Press , 2002. s. 43-
Emneord [en]
formal verification, dual transition petri net, model checking, embedded systems, computation tree logic, linear temporal logics
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-23362Lokal ID: 2798OAI: oai:DiVA.org:liu-23362DiVA, id: diva2:243676
Tilgjengelig fra: 2009-10-07 Laget: 2009-10-07 Sist oppdatert: 2018-01-13

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

http://www.ida.liu.se/labs/eslab/publications/pap/db/CODES02.pdf

Person

Cortes, Luis-AlejandroEles, Petru IonPeng, Zebo

Søk i DiVA

Av forfatter/redaktør
Cortes, Luis-AlejandroEles, Petru IonPeng, Zebo
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric

urn-nbn
Totalt: 115 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf