liu.seSök publikationer i DiVA
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Test Scheduling for Modular SOCs in an Abort-on-Fail Environment
IDA Linköpings Universitet.
IC Design Digital Design and Test Philips Research Labs.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
IC Design Digital Design and Test Philips Research Labs.
2005 (Engelska)Ingår i: IEEE European Test Symposium ETS 05,2005, Tallinn, Estonia: IEEE Computer Society Press , 2005Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Complex SOCs are increasingly tested in a modular fashion, which enables us to record the yield-per-module. In this paper, we consider the yield-per-module as the pass probability of the module s manufacturing test. We use it to exploit the abort-on-fail feature of ATEs, in order to reduce the expected test application time. We present a model for expected test application time, which obtains increasing accuracy due to decreasing granularity of the abortable test unit. For a given SOC, with a modular test architecture consisting of wrappers and disjunct TAMs, and for given pass probabilities per module test, we schedule the tests on each TAM such that the expected test application time is minimized. We describe two heuristic scheduling approaches, one without and one with preemption. Experimental results for the ITC 02 SOC Test Benchmarks demonstrate the effectiveness of our approach, as we achieve up to 97% reduction in the expected test application time, without any modification to the SOC or ATE.

Ort, förlag, år, upplaga, sidor
Tallinn, Estonia: IEEE Computer Society Press , 2005.
Nyckelord [en]
testing, systems-on-chip, yield-per-module, TAM, test scheduling
Nationell ämneskategori
Datavetenskap (datalogi)
Identifikatorer
URN: urn:nbn:se:liu:diva-24699Lokalt ID: 6939OAI: oai:DiVA.org:liu-24699DiVA, id: diva2:245021
Tillgänglig från: 2009-10-07 Skapad: 2009-10-07 Senast uppdaterad: 2018-01-13

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

http://www.ida.liu.se/labs/eslab/publications/pap/db/ets05_erila.pdf

Personposter BETA

Larsson, Erik

Sök vidare i DiVA

Av författaren/redaktören
Larsson, Erik
Av organisationen
Tekniska högskolanESLAB - Laboratoriet för inbyggda system
Datavetenskap (datalogi)

Sök vidare utanför DiVA

GoogleGoogle Scholar

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 62 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf