liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Validation of Embedded Systems using Formal Method aided Verification
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
Linköpings universitet, Tekniska högskolan. Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
2005 (engelsk)Inngår i: 8th Euromicro Conference on Digital System Design DSD2005,2005, Porto, Portugal: IEEE Computer Society Press , 2005, s. 196-Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Informal validation techniques, such as simulation, suffer from the fact that they only examine a small fraction of the state space. Formal techniques, on the other hand, suffer from state space explosion and are not practical to use for huge, complex systems. This paper proposes a validation approach, based on simulation, which addresses some of the above problems. Formal methods, in particular model checking, are used to aid the simulation process in certain situations in order to boost coverage. The invocation frequency of the model checker is dynamically controlled by estimating certain parameters, based on statistics collected previously during the same validation session, in order to minimise verification time and at the same time achieve reasonable coverage. The approach has been demonstrated feasible by numerous experimental results.

sted, utgiver, år, opplag, sider
Porto, Portugal: IEEE Computer Society Press , 2005. s. 196-
Emneord [en]
formal verification, validation approach, simulation, formal methods, model checker
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-28509DOI: 10.1109/DSD.2005.75Lokal ID: 13658ISBN: 0-7695-2433-8 (tryckt)OAI: oai:DiVA.org:liu-28509DiVA, id: diva2:249319
Konferanse
8th Euromicro Conference on Digital System Design DSD2005
Tilgjengelig fra: 2009-10-09 Laget: 2009-10-09 Sist oppdatert: 2018-01-13

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fullteksthttp://www.ida.liu.se/labs/eslab/publications/pap/db/danka_dsd05.full.pdf

Personposter BETA

Karlsson, DanielEles, Petru IonPeng, Zebo

Søk i DiVA

Av forfatter/redaktør
Karlsson, DanielEles, Petru IonPeng, Zebo
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 126 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf