liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
On Minimization of Peak Power for Scan Circuit during Test
Indian Institute of Science.
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system. Linköpings universitet, Tekniska högskolan.
Indian Institute of Science.
Auburn University.
2009 (engelsk)Inngår i: Proceedings of the 14th IEEE European Test Symposium, ETS 2009, 2009, s. 25-30Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Scan circuit generally causes excessive switching activity compared to normal circuit operation. The higher switching activity in turn causes higher peak power supply current which results into supply voltage droop and eventually yield loss. This paper proposes an efficient methodology for test vector re-ordering to achieve minimum peak power supported by the given test vector set. The proposed methodology also minimizes average power under the minimum peak power constraint. A methodology to further reduce the peak power, below the minimum supported peak power, by inclusion of minimum additional vectors is also discussed. The paper defines the lower bound on peak power for a given test set. The results on several benchmarks shows that it can reduce peak power by up to 27%.

sted, utgiver, år, opplag, sider
2009. s. 25-30
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-59591DOI: 10.1109/ETS.2009.36ISBN: 978-0-7695-3703-0 (tryckt)OAI: oai:DiVA.org:liu-59591DiVA, id: diva2:352613
Konferanse
14th IEEE European Test Symposium, ETS 2009; Sevilla; Spain
Merknad

©2010 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. Jaynarayan T. Tudu, Erik Larsson, Virendra Singh and Vishwani Agrawal, On Minimization of Peak Power for Scan Circuit during Test, 2009, European Test Symposium (ETS 2009), Sevilla, Spain, May 25-29, 2009, 25-30.

Tilgjengelig fra: 2010-09-29 Laget: 2010-09-21 Sist oppdatert: 2014-09-05bibliografisk kontrollert

Open Access i DiVA

fulltekst(243 kB)172 nedlastinger
Filinformasjon
Fil FULLTEXT02.pdfFilstørrelse 243 kBChecksum SHA-512
0383b068c7ada1dc1bf4bf88dfd7399ffc463c0a2652c41796cb6f3c835ce0eef3846e5d7e8c6b9829751787513085fdb114988cdaf015ea206da058710163a0
Type fulltextMimetype application/pdf

Andre lenker

Forlagets fulltekst

Personposter BETA

Larsson, Erik

Søk i DiVA

Av forfatter/redaktør
Larsson, Erik
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 172 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 89 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf