liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Adaptive Execution Assistance for Multiplexed Fault-Tolerant Chip Multiprocessors
(Indian Institute of Science, Bangalore, India)
(Indian Institute of Science, Bangalore, India)
(University of Wisconsin-Madison, Madison, WI, USA)
Linköpings universitet, Institutionen för datavetenskap, ESLAB - Laboratoriet för inbyggda system.
2011 (engelsk)Inngår i: Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2011, s. 419-426Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Relentless scaling of CMOS fabrication technology has made contemporary integrated circuits increasingly susceptible to transient faults, wearout-related permanent faults, intermittent faults and process variations. Therefore, mechanisms to mitigate the effects of decreased reliability are expected to become essential components of future general-purpose microprocessors. In this paper, we introduce a new throughput-efficient architecture for multiplexed fault-tolerant chip multiprocessors (CMPs). Our proposal relies on the new technique of adaptive execution assistance, which dynamically varies instruction outcomes forwarded from the leading core to the trailing core based on measures of trailing core performance. We identify policies and design low overhead hardware mechanisms to achieve this. Our work also introduces a new priority-based thread-scheduling algorithm for multiplexed architectures that improves multiplexed fault tolerant CMP throughput by prioritizing stalled threads. Through simulation-based evaluation, we And that our proposal delivers 17.2% higher throughput than perfect dual modular redundant (DMR) execution and outperforms previous proposals for throughput-efficient CMP architectures.

sted, utgiver, år, opplag, sider
2011. s. 419-426
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-70036DOI: 10.1109/ICCD.2011.6081432ISBN: 978-1-4577-1953-0 (tryckt)OAI: oai:DiVA.org:liu-70036DiVA, id: diva2:434608
Konferanse
29th IEEE International Conference on Computer Design 2011, ICCD 2011; Amherst, MA; United States
Tilgjengelig fra: 2011-08-15 Laget: 2011-08-15 Sist oppdatert: 2014-10-08

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekst
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 27 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf