liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Hardware implementation of a Partial Dynamic Reconfiguration Controller
Linköpings universitet, Institutionen för datavetenskap. Linköpings universitet, Tekniska högskolan.
2013 (engelsk)Independent thesis Advanced level (degree of Master (Two Years)), 20 poäng / 30 hpOppgave
Abstract [en]

Partial Dynamic Reconfiguration (PDR) of Field Programmable Gate Arrays (FPGAs) wasintroduced to overcome the need for more resources on the FPGA fabric. This enabled parts of thedevice to be reconfigured at runtime, while the rest of the system continued to function without anyinterruptions. Therefore, PDR could change the functionality and efficiency of the system in order toaccommodate more hardware modules, save power and fabric area. Typically, PDR involves the designof modules that are independent of each other so that they can be loaded on the same fabric area(reconfigurable region) one after the other.

This thesis will introduce a framework that enables designers to use PDR in their applications,without having to go into the details of the reconfiguration process. It provides an elegant interface,based on standalone IP modules and an API, which can be used to load modules on to the FPGA fabricat runtime with very little overhead to the main processor. The framework will copy the partial bitfiles from the configuration memory and reconfigure the FPGA while the application continues toexecute useful computations. It will notify the application with an interrupt after completion of thereconfiguration process so that the application can switch context between hardware and softwaremodules.

We validate our controller by using simple test cases that perform FPGA configurationprefetching. However, the framework presented in this thesis can be used as a foundation for manysystem optimizations targeted at dynamically reconfigurable platforms.

sted, utgiver, år, opplag, sider
2013. , s. 40
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-94686ISRN: LIU-IDA/LITH-EX-A--13/042—SEOAI: oai:DiVA.org:liu-94686DiVA, id: diva2:634382
Fag / kurs
Computer and information science at the Institute of Technology
Presentation
2013-06-07, Alan Turing, Linkoping, 13:15 (engelsk)
Veileder
Examiner
Tilgjengelig fra: 2013-08-19 Laget: 2013-06-30 Sist oppdatert: 2013-08-19bibliografisk kontrollert

Open Access i DiVA

fulltext(1057 kB)681 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 1057 kBChecksum SHA-512
070ce80b6215d91a221e2f2a73f6a06efb4c3eeccbe228d03210686f02bf382043e4b2d086551164078a2b4901f07da6c527cebee6bdafaa3f77a76096f298b5
Type fulltextMimetype application/pdf

Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 681 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

urn-nbn

Altmetric

urn-nbn
Totalt: 426 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf