liu.seSearch for publications in DiVA
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Continuous-flow Parallel Bit-Reversal Circuit for MDF and MDC FFT Architectures
National Chiao Tung University, Taiwan.
Novatek Corp, Taiwan.
Linköpings universitet, Institutionen för systemteknik, Datorteknik. Linköpings universitet, Tekniska högskolan.ORCID-id: 0000-0001-5739-3544
National Chiao Tung University, Taiwan.
2014 (engelsk)Inngår i: IEEE Transactions on Circuits and Systems Part 1: Regular Papers, ISSN 1549-8328, E-ISSN 1558-0806, Vol. 61, nr 10, s. 2869-2877Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

This paper presents a bit reversal circuit for continuous-flow parallel pipelined FFT processors. In addition to two flexible commutators, the circuit consists of two memory groups, where each group has P memory banks. For the consideration of achieving both low delay time and area complexity, a novel write/read scheduling mechanism is devised, so that FFT outputs can be stored in those memory banks in an optimized way. The proposed scheduling mechanism can write the current successively generated FFT output data samples to the locations without any delay right after they are successively released by the previous symbol. Therefore, total memory space of only N data samples is enough for continuous-flow FFT operations. Since read operation is not overlapped with write operation during the entire period, only single-port memory is required, which leads to great area reduction. The proposed bit-reversal circuit architecture can generate natural-order FFT output and support variable power-of-2 FFT lengths.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers (IEEE) , 2014. Vol. 61, nr 10, s. 2869-2877
Emneord [en]
Bit-reversal circuit; fast Fourier transform (FFT); MDC; MDF; natural-order FFT output
HSV kategori
Identifikatorer
URN: urn:nbn:se:liu:diva-112046DOI: 10.1109/TCSI.2014.2327271ISI: 000343003100011OAI: oai:DiVA.org:liu-112046DiVA, id: diva2:763891
Merknad

Funding Agencies|National Science Council, Taiwan [NSC 102-2220-E-009-009]

Tilgjengelig fra: 2014-11-17 Laget: 2014-11-13 Sist oppdatert: 2019-06-28

Open Access i DiVA

fulltext(467 kB)652 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 467 kBChecksum SHA-512
2b6834fc68c334d178ae11a8b4eea2e41f5593ae00883da4211a92b33395f82d04d639df049d1f0a308b9500432cc32ef00b19b6a86d6515e896899e398fbf2b
Type fulltextMimetype application/pdf

Andre lenker

Forlagets fulltekst

Personposter BETA

Garrido Gálvez, Mario

Søk i DiVA

Av forfatter/redaktør
Garrido Gálvez, Mario
Av organisasjonen
I samme tidsskrift
IEEE Transactions on Circuits and Systems Part 1: Regular Papers

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 652 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 573 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf