liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
FPGA-Based Hardware-In-the-Loop Co-Simulator Platform for SystemModeler
Linköping University, Department of Electrical Engineering, Computer Engineering.
2016 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

This thesis proposes and implements a flexible platform to perform Hardware-In-the-Loop (HIL) co-simulation using a Field-Programmable-Gate-Array (FPGA). The HIL simulations are performed with SystemModeler working as a software simulator and the FPGA as the co-simulator platform for the digital hardware design. The work presented in this thesis consists of the creation of: A communication library in the host computer, a system in the FPGA that allows implementation of different digital designs with varying architectures, and an interface between the host computer and the FPGA to transmit the data. The efficiency of the proposed system is studied with the implementation of two common digital hardware designs, a PID controller and a filter. The results of the HIL simulations of those two hardware designs are used to verify the platform and measure the timing and area performance of the proposed HIL platform.

Place, publisher, year, edition, pages
2016. , p. 67
Keywords [en]
FPGA, Hardware-In-the-Loop, HIL, SystemModeler, Modelica, SPI, PID, Biquad
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-133413ISRN: LiTH-ISY-EX--16/5013--SEOAI: oai:DiVA.org:liu-133413DiVA, id: diva2:1059834
External cooperation
Wolfram MathCore
Subject / course
Electronics Systems
Supervisors
Examiners
Available from: 2016-12-28 Created: 2016-12-23 Last updated: 2016-12-28Bibliographically approved

Open Access in DiVA

fulltext(1218 kB)187 downloads
File information
File name FULLTEXT01.pdfFile size 1218 kBChecksum SHA-512
7291dbad85392572206ac2953c1c2e9dcb20e36538029b201757c4b34f57fd5c7e0ef7334ae3805fe7895493a563d06560423f07b64ce9e26725f666682c8b4d
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Acevedo, Miguel
By organisation
Computer Engineering
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 187 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 581 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf