liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Redesign of readout driver using FPGA
Linköping University, Department of Electrical Engineering.
2008 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesisAlternative title
Modernisering av datautläsningsenhet mha FPGA (Swedish)
Abstract [en]

In the ATLAS experiment now being finished at CERN in Geneva, bunches ofprotons will collide at a rate of 40 million times per second. Over 40 TB of datawill be generated every second. In order to reduce the amount of data to a moremanageable level, a system of triggers is put in place. The trigger system mustquickly evaluate if the data from a collision indicates that an interesting physicalprocess took place, in which case the data are to be stored for further analysis.    ATLAS uses a trigger system with three steps. The first step, the First LevelTrigger, is responsible of reducing the rate from 40MHz to 75KHz, and is donecompletely in hardware. It receives a new event every 25 ns, and must decidewithin 2.5 μs whether the event should be passed on to the next trigger level.    In this document is the redesign of two subsystems of the First Level Triggerdescribed. When prototypes were made 5-10 years ago, both subsystems used 7PLDs. Today, the same logic could be fitted in one FPGA, and because of theflexibility gained by having all logic in a single FPGA, both subsystems could berealized with the same PCB design.

Place, publisher, year, edition, pages
2008. , 49 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-15157ISRN: LiTH-ISY-EX--08/4135--SEOAI: oai:DiVA.org:liu-15157DiVA: diva2:113484
Presentation
(English)
Uppsok
teknik
Supervisors
Examiners
Available from: 2008-10-20 Created: 2008-10-19 Last updated: 2009-01-08Bibliographically approved

Open Access in DiVA

fulltext(1229 kB)180 downloads
File information
File name FULLTEXT01.pdfFile size 1229 kBChecksum SHA-512
ec2094fb81ad76561df0f690a405a87b0d904e661be244d441a5691d8170c06396e97fe7effcb55503d4d6d18799b7754f93197ce469524e3835a8ee13fe6e80
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Klöfver, Per
By organisation
Department of Electrical Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 180 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 140 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf