liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Efficient FPGA Mapping of Pipeline SDF FFT Cores
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.ORCID iD: 0000-0002-1549-482X
Not Found:Linkoping Univ, Dept Elect Engn, SE-58183 Linkoping, Sweden; Tampere University of Technology, Finland.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.ORCID iD: 0000-0003-3470-3911
2017 (English)In: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 25, no 9, 2486-2497 p.Article in journal (Refereed) Published
Abstract [en]

In this paper, an efficient mapping of the pipeline single-path delay feedback (SDF) fast Fourier transform (FFT) architecture to field-programmable gate arrays (FPGAs) is proposed. By considering the architectural features of the target FPGA, significantly better implementation results are obtained. This is illustrated by mapping an R22SDF 1024-point FFT core toward both Xilinx Virtex-4 and Virtex-6 devices. The optimized FPGA mapping is explored in detail. Algorithmic transformations that allow a better mapping are proposed, resulting in implementation achievements that by far outperforms earlier published work. For Virtex-4, the results show a 350% increase in throughput per slice and 25% reduction in block RAM (BRAM) use, with the same amount of DSP48 resources, compared with the best earlier published result. The resulting Virtex-6 design sees even larger increases in throughput per slice compared with Xilinx FFT IP core, using half as many DSP48E1 blocks and less BRAM resources. The results clearly show that the FPGA mapping is crucial, not only the architecture and algorithm choices.

Place, publisher, year, edition, pages
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC , 2017. Vol. 25, no 9, 2486-2497 p.
Keyword [en]
Algorithmic transformations; fast Fourier transform (FFT); field-programmable gate arrays (FPGAs); hardware mapping; single-path delay feedback (SDF)
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-140786DOI: 10.1109/TVLSI.2017.2710479ISI: 000408425400010OAI: oai:DiVA.org:liu-140786DiVA: diva2:1140992
Note

Funding Agencies|CENIIT at Linkoping University

Available from: 2017-09-13 Created: 2017-09-13 Last updated: 2017-09-13

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Ingemarsson, CarlKällström, PetterGustafsson, Oscar
By organisation
Computer EngineeringFaculty of Science & Engineering
In the same journal
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf