liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Modular SoC-design: Minimizing area and power consumption
Linköping University, Department of Electrical Engineering.
2018 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

This is the main report for Mattias Larsson’s degree project for the Master’s pro-gram in System-on-Chip. The main part of this project has been to design a modular MPSoC-unit (Multi Processor System on Chip) for reuse in different types of projects. A SoC includes and interconnects a processor and FPGA in one chip. MPSoC is an extension of SoC including more than one processor. Zynq Ultra-Scale MPSoC has been used in this design which comes in three different versions CG, EG and EV. In this project the EG version has been used, this version has a quad-core ARM Cortex-A53 platform, two Cortex-R5 real-time processor and Mali-400 MP2 graphics processing unit.

The modular MPSoC-unit is designed to be used in a project as the main computing unit. A modular unit has to be general enough to fit almost all demands but as small as possible. The area usage is always an important question but since the modular MPSoC-unit will be designed once and have a certain size and shape its overall area coverage determines how usable it will be. It is therefor highly important to keep the area as small as possible.

This project has been focused on the design of a modular SoC-unit with focus on a schematic-level. This report raises and answers question as too which ex-tents it is worth using certain types of DC/DC regulators, on-chip functionality etc. A big part of the design work has been dedicated towards the DC/DC regulation and generation of voltages to supply the circuits. The MPSoC requires a number of voltage levels of which some supplies can be tied together while others are analog and sensitive to digital switching noise on the supply. This report investigates the possibilities to use a simple ferrite bead filter for sensitive loads sharing the same supply. Extra work has gone into trying to reduce the number of regulators. In order to design a safe and general power supply an estimation of the power consumption has to be done. This report shows how to find, use and estimate the power consumption for the main power consumer in the system. With this information a generic modular SoC-design approach can be found.

Place, publisher, year, edition, pages
2018. , p. 63
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:liu:diva-148271ISRN: LiTH-ISY-EX–18/5122–SEOAI: oai:DiVA.org:liu-148271DiVA, id: diva2:1213355
Subject / course
Integrated Circuits and Systems
Supervisors
Examiners
Available from: 2019-05-10 Created: 2018-06-04 Last updated: 2019-05-10Bibliographically approved

Open Access in DiVA

No full text in DiVA

By organisation
Department of Electrical Engineering
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 17 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf