liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Serial Commutator Fast Fourier Transform Architecture for Real-Valued Signals
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.ORCID iD: 0000-0001-5739-3544
Univ Minnesota, MN 55455 USA.
Univ Minnesota, MN 55455 USA.
2018 (English)In: IEEE Transactions on Circuits and Systems - II - Express Briefs, ISSN 1549-7747, E-ISSN 1558-3791, Vol. 65, no 11, p. 1693-1697Article in journal (Refereed) Published
Abstract [en]

This brief presents a novel pipelined architecture to compute the fast Fourier transform of real input signals in a serial manner, i.e., one sample is processed per cycle. The proposed architecture, referred to as real-valued serial commutator, achieves full hardware utilization by mapping each stage of the fast Fourier transform (FFT) to a half-butterfly operation that operates on real input signals. Prior serial architectures to compute FFT of real signals only achieved 50% hardware utilization. Novel data-exchange and data-reordering circuits are also presented. The complete serial commutator architecture requires 2 log(2) N - 2 real adders, log(2) N - 2 real multipliers, and N + 9 log(2) N - 19 real delay elements, where N represents the size of the FFT.

Place, publisher, year, edition, pages
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC , 2018. Vol. 65, no 11, p. 1693-1697
Keywords [en]
Terms-Fast Fourier transform (FFT); pipelined architecture; real-valued signals; serial commutator (SC)
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-152817DOI: 10.1109/TCSII.2017.2753941ISI: 000448935400041OAI: oai:DiVA.org:liu-152817DiVA, id: diva2:1265261
Note

Funding Agencies|Swedish ELLIIT Program

Available from: 2018-11-22 Created: 2018-11-22 Last updated: 2019-06-28

Open Access in DiVA

fulltext(718 kB)62 downloads
File information
File name FULLTEXT01.pdfFile size 718 kBChecksum SHA-512
399565d3f96e6d7b76a0e5248e78b0a37b0728153d218be9e128f1bb7f4557bb77ca7fc5b02015429e6b22137a813cc44079ba28a0c2f0b48cf0aa4b8e3d78a4
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Search in DiVA

By author/editor
Garrido Gálvez, Mario
By organisation
Computer EngineeringFaculty of Science & Engineering
In the same journal
IEEE Transactions on Circuits and Systems - II - Express Briefs
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 62 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 111 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf