liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Optimization and Verification of an Integrated DSP
Linköping University, Department of Electrical Engineering.
Linköping University, Department of Electrical Engineering.
2008 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

There is a lot of applications for DSPs (Digital Signal Processor) in the most rapidly growing areas in the industry right now as wireless communication along with audio and video products are getting more and more popular. In this report, a DSP, developed at the division of Computer Engineering at the University of Linköping, is optimized and verified.

Register Forwarding was implemented on a general architecture level to avoiddata hazards that may arise when implementing instruction pipelining in a processor.

The very common FFT algorithm is also optimized but on instruction setlevel. That means the algorithm is carefully analyzed to find operations that mayexecute in parallel and then create new instructions for these parallel operations.The optimization is concentrated on the butterfly operation as it is such a majorpart of the FFT computation. Comparing the accelerated butterfly with the unaccelerated gives an improvement of 30% in terms of clock cycles needed for thecomputation.

In the report there are also some discussions about the benefits and drawbacksof changing from a hardware to a software stack, mostly in terms of interrupts andthe return instruction.

Another important property of the processor is scalability. That is, it is possibleto attach extra peripherals to the core, which accelerates certain tasks. Aninterface towards these peripherals is developed along with two template designsthat may be used to develop other peripherals.

After all these modifications, a new test bench is developed to verify the functionality.

Place, publisher, year, edition, pages
2008. , 223 p.
Keyword
accelerator, accelerators, digital signal processing, DSP, FFT, Fast Fourier Transform, accelerators, digital signal processing, DSP, FFT, Fast Fourier Transform, optimization, processor, scalability, testsuite, verification
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-15679ISRN: LiTH-ISY-EX--08/4215--SEOAI: oai:DiVA.org:liu-15679DiVA: diva2:128125
Presentation
Glashuset, B-Huset, Linköpings Universitet, Linköping (English)
Uppsok
teknik
Supervisors
Examiners
Available from: 2008-12-18 Created: 2008-11-26 Last updated: 2008-12-31Bibliographically approved

Open Access in DiVA

fulltext(2295 kB)1649 downloads
File information
File name FULLTEXT01.pdfFile size 2295 kBChecksum SHA-512
d591162477f60d929967da4e90373c912f1dd225130b5949800370f0826049881dc46e4328d26c0349db1831d37a19569c4bec5de35cd9ca7324d3f0d2e92629
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Svensson, MarkusÖsterholm, Thomas
By organisation
Department of Electrical Engineering
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1649 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 486 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf