liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Studies on implementation of low power FFT processors
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology.
2003 (English)Licentiate thesis, monograph (Other academic)
Abstract [en]

In the last decade, the interest for high speed wireless and on cable communication has increased. Orthogonal Frequency Division Multiplexing (OFDM) is a strong candidates and has been suggested or standardized in those communication systems. One key component in OFDM-based systems is FFT processor, which performs the efficient modulation/demodulation.

There are many FFT architectures. Among them, the pipeline architectures are suitable for the real-time communication systems. This thesis presents the implementation of pipeline FFT processors that has low power consumptions.

We select the meet-in-the-middle design methodology for the implementation of FFT processors. A resource analysis for the pipeline architectures is presented. This resource analysis determines the number of memories, butterflies, and complex multipliers to meet the specification.

We present a wordlengths optimization method for the pipeline architectures. We show that the high radix butterfly can be efficiently implemented with carry-save technique, which reduce the hardware complexity and the delay. We present also an efficient implementation of complex multiplier using distributed arithmetic (DA). The implementation of low voltage memories is also discussed.

Finally, we present a 16-point butterfly using constant multipliers that reduces the total number of complex multiplications. The FFT processor using the 16-point butterflies is a competitive candidate for low power applications.

Place, publisher, year, edition, pages
Linköping: Linköpings universitet , 2003. , p. 108
Series
Linköping Studies in Science and Technology. Thesis, ISSN 0280-7971 ; 1030
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:liu:diva-152950Local ID: LiU-TeK-Lic-2003:29ISBN: 9173736929 (print)OAI: oai:DiVA.org:liu-152950DiVA, id: diva2:1295340
Available from: 2019-03-11 Created: 2019-03-11 Last updated: 2019-04-25Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records BETA

Li, Weidong

Search in DiVA

By author/editor
Li, Weidong
By organisation
Department of Electrical EngineeringThe Institute of Technology
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 3 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf