liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Software-based Self-Testing using Bounded Model Checking for Out-of-Order Superscalar Processors
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, Faculty of Science & Engineering.
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology.
Show others and affiliations
2019 (English)In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, ISSN 0278-0070, E-ISSN 1937-4151Article in journal (Refereed) Epub ahead of print
Abstract [en]

Generating functional tests for processors has been a challenging problem for decades in the VLSI testing field. This paper presents a method that generates software-based self-tests (SBST) by leveraging bounded model checking techniques (BMC) and targeting, for the first time, out-of-order (OOE) superscalar processors. To combat the state-space explosion associated with BMC, the proposed method starts by combining module-level abstraction-refinement with slicing to reduce the size of the model under verification. Next, an off-the-shelf BMC solver is used on the obtained extended finite-state machines (EFSM) to generate the leading sequences that are necessary to excite internal processor functions. Finally, constrained automatic test-pattern generation is used to cover all structural faults within every function excited by the obtained leading sequences. Experimental results show that the proposed method leads to extremely high fault coverage on the critical components corresponding to OOE operations in functional mode. The method therefore helps in tackling the over-testing problem that is inherent to the full-scan test approach.

Place, publisher, year, edition, pages
IEEE, 2019.
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:liu:diva-160936DOI: 10.1109/TCAD.2018.2890695OAI: oai:DiVA.org:liu-160936DiVA, id: diva2:1361187
Available from: 2019-10-15 Created: 2019-10-15 Last updated: 2019-10-21Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full text

Search in DiVA

By author/editor
Peng, ZeboRezine, AhmedEles, Petru
By organisation
Software and SystemsFaculty of Science & EngineeringThe Institute of Technology
In the same journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 4 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf