liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
A synthesizable verilog model of serial protocol engine for USB 1.1 device
Linköping University, Department of Electrical Engineering.
2007 (English)Independent thesis Advanced level (degree of Magister), 20 points / 30 hpStudent thesis
Abstract [en]

USB has become a popular interface for exchanging data between PC’s and peripherals. An increasing number of portable peripherals are using the USB interface to communicate with the PC.The design and implementation of a synthesizable model of the USB 1.1 protocol engine is presented in this report The PHY is compatible with the USB 1.1 transceiver macrocell interface (UTMI) specification and the simulation test confirmed the successful operation of circuits for both full speed (12 Mbps) and low speed (1.5 Mbps) data transmission. the model is written completely in behavioral verilog with a top down approach and the model was verified and validated.

Place, publisher, year, edition, pages
2007. , 71 p.
Keyword [en]
USB, exchaning data, PC, portable peripherials, PHY, UTMI, data transmission
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:liu:diva-10182ISRN: LiTH-ISY-EX--07/3977--SEOAI: diva2:16934
2007-06-11, notställ, B, Linkoping University, Linkoping, 08:00
Available from: 2007-11-12 Created: 2007-11-12

Open Access in DiVA

fulltext(445 kB)1179 downloads
File information
File name FULLTEXT01.pdfFile size 445 kBChecksum SHA-1
Type fulltextMimetype application/pdf

By organisation
Department of Electrical Engineering
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1179 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 2142 hits
ReferencesLink to record
Permanent link

Direct link