liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Evaluation of Early-exit Strategies in Low-cost FPGA-based Binarized Neural Networks
Dept. Electrical and Electronic Engineering, University of Bristol, Bristol, The United Kingdom.
Dept. Electrical and Electronic Engineering, University of Bristol, Bristol, The United Kingdom.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.ORCID iD: 0000-0002-5153-5481
2022 (English)In: 2022 25th Euromicro Conference on Digital System Design (DSD), Institute of Electrical and Electronics Engineers (IEEE), 2022, p. 01-08Conference paper, Published paper (Refereed)
Abstract [en]

In this paper, we investigate the application of early-exit strategies to quantized neural networks with binarized weights, mapped to low-cost FPGA SoC devices. The increasing complexity of network models means that hardware reuse and heterogeneous execution are needed and this opens the opportunity to evaluate the prediction confidence level early on. We apply the early-exit strategy to a network model suitable for ImageNet classification that combines weights with floating-point and binary arithmetic precision. The experiments show an improvement in inferred speed of around 20% using an early-exit network, compared with using a single primary neural network, with a negligible accuracy drop of 1.56%.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE), 2022. p. 01-08
Keywords [en]
FPGA, neural network, energy efficient
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:liu:diva-190913DOI: 10.1109/DSD57027.2022.00035ISI: 000946536500015ISBN: 9781665474047 (electronic)ISBN: 9781665474054 (print)OAI: oai:DiVA.org:liu-190913DiVA, id: diva2:1724502
Conference
25th Euromicro Conference on Digital System Design (DSD), Maspalomas, Spain, 31 August 2022 - 02 September 2022
Funder
Wallenberg AI, Autonomous Systems and Software Program (WASP)
Note

Funding: Royal Society Industry fellowship [INF\R2\192044]; EPSRC [HOPWARE EP\RV040863\1]; Leverhulme trust [IF-2021-003]

Available from: 2023-01-08 Created: 2023-01-08 Last updated: 2023-04-12Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full text

Authority records

Nunez-Yanez, Jose Luis

Search in DiVA

By author/editor
Nunez-Yanez, Jose Luis
By organisation
Computer EngineeringFaculty of Science & Engineering
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 71 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf