liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Capacitance and Mobility Evaluation for Normally-Off Fully-Vertical GaN FinFETs
Lund Univ, Sweden.
Linköping University, Department of Physics, Chemistry and Biology, Semiconductor Materials. Linköping University, Faculty of Science & Engineering. (Center for III-Nitride Technology, C3NiT-Janzén)ORCID iD: 0000-0001-5824-6378
Linköping University, Department of Physics, Chemistry and Biology, Semiconductor Materials. Linköping University, Faculty of Science & Engineering. Lund Univ, Sweden.ORCID iD: 0000-0002-8112-7411
Lund Univ, Sweden.
2023 (English)In: IEEE Transactions on Electron Devices, ISSN 0018-9383, E-ISSN 1557-9646, Vol. 70, no 8, p. 4101-4107Article in journal (Refereed) Published
Abstract [en]

In this work, we present the fabrication and analysis of fully-vertical GaN FinFETs with a gate length of 550 nm. The devices with fin widths of around 100 nm reveal normally-OFF behavior and subthreshold swings (SSs) very close to the 60-mV/dec limit. Low hysteresis values indicate low defect densities at the oxide/GaN interface. The devices exhibit low specific ON-resistances at a maximum of around 90 V breakdown voltage, which is reasonable for the drift layer thickness of 1 mu m. The capacitances in the devices were modeled and identified with capacitance voltage measurements, which could also be used to approximate the effective and field effect mobility in the channel and reveal to around 164 and 54 cm(2)/(Vs) at higher gate voltages, which is a slight improvement to reported values for similar devices.

Place, publisher, year, edition, pages
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC , 2023. Vol. 70, no 8, p. 4101-4107
Keywords [en]
Logic gates; FinFETs; Capacitance; Voltage measurement; Semiconductor device measurement; Electric breakdown; Current measurement; FinFET; fully-vertical; GaN; normally-OFF
National Category
Condensed Matter Physics
Identifiers
URN: urn:nbn:se:liu:diva-197575DOI: 10.1109/TED.2023.3287820ISI: 001030664600001OAI: oai:DiVA.org:liu-197575DiVA, id: diva2:1795910
Note

Funding Agencies|Swedish Governmental Agency for Innovation Systems (VINNOVA)through the Competence Center Program [2022-03139]; Swedish Research Council (VR) [2016-00889, 2022-04812]; Swedish Foundation for Strategic Research [EM16-0024]

Available from: 2023-09-11 Created: 2023-09-11 Last updated: 2023-12-28

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full text

Search in DiVA

By author/editor
Delgado Carrascon, RosaliaDarakchieva, Vanya
By organisation
Semiconductor MaterialsFaculty of Science & Engineering
In the same journal
IEEE Transactions on Electron Devices
Condensed Matter Physics

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 41 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf