liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
Design of a parallel A/D converter system on PCB: For high-speed sampling and timing error correction
Linköping University, Department of Electrical Engineering.
2002 (English)Independent thesis Basic level (professional degree)Student thesisAlternative title
Kretskortskonstruktion av system med parallella A/D omvandlare : För höghastighetssampling och korrigering av tidsfel. (Swedish)
Abstract [en]

The goals for most of today’s receiver system are sampling at high-speed, with high resolution and with as few errors as possible. This master thesis describes the design of a high-speed sampling system with"state-of-the-art"components available on the market. The system is designed with a parallel Analog-to-digital converter (ADC) architecture, also called time interleaving. It aims to increase the sampling speed of the system. The system described in this report uses four 12-bits ADCs in parallel. Each ADC can sample at 125 MHz and the total sampling speed will then theoretically become 500 Ms/s. The system has been implemented and manufactured on a printed circuit board (PCB). Up to four boards can be connected in parallel to get 2 Gs/s theoretically.

In an approach to increase the systems performance even further, a timing error estimation algorithm will be used on the sampled data. This algorithm estimates the timing errors that occur when sampling with non-uniform time interval between samples. After the estimations, the sampling clocks can be adjusted to correct the errors.

This thesis is concerning some ADC theory, system design and PCB implementation. It also describes how to test and measure the system’s performance. No measurement results are presented in this thesis because measurements will be done after this project. The last part of the thesis discusses future improvementsto achieve even higher performance.

Place, publisher, year, edition, pages
Institutionen för systemteknik , 2002. , 83 p.
LiTH-ISY-Ex, 3238
Keyword [en]
Electronics, Analog-to-digital converter, ADC, A/D, sampling system, high speed, timing error, estimation algorithm, time interleaving, parallel architecture, PCB design, conveter, undersampling
Keyword [sv]
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:liu:diva-1201OAI: diva2:18375
Available from: 2002-06-07 Created: 2002-06-07

Open Access in DiVA

fulltext(1976 kB)7806 downloads
File information
File name FULLTEXT01.pdfFile size 1976 kBChecksum SHA-1
Type fulltextMimetype application/pdf

By organisation
Department of Electrical Engineering
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 7806 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 1213 hits
ReferencesLink to record
Permanent link

Direct link