liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Mixed RTL and gate-level power estimation with low power design iteration
Linköping University, Department of Electrical Engineering.
2003 (English)Independent thesis Basic level (professional degree)Student thesisAlternative title
Lågeffektsestimering på kombinerad RTL- och grind-nivå med lågeffekts design iteration (Swedish)
Abstract [en]

In the last three decades we have witnessed a remarkable development in the area of integrated circuits. From small logic devices containing some hundred transistors to modern processors containing several tens of million transistors. However, power consumption has become a real problem and may very well be the limiting factor of future development. Designing for low power is therefore increasingly important. To accomplice an efficient low power design, accurate power estimation at early design stage is essential. The aim of this thesis was to set up a power estimation flow to estimate the power consumption at early design stage. The developed flow spans over both RTL- and gate-level incorporating Mentor Graphics Modelsim (RTL-level simulator), Cadence PKS (gate- level synthesizer) and own developed power estimation tools. The power consumption is calculated based on gate-level physical information and RTL- level toggle information. To achieve high estimation accuracy, real node annotations is used together with an own developed on-chip wire model to estimate node voltage swing.

Since the power estimation may be very time consuming, the flow also includes support for low power design iteration. This gives efficient power estimation speedup when concentrating on smaller sub- parts of the design.

Place, publisher, year, edition, pages
Institutionen för systemteknik , 2003. , 67 p.
Series
LiTH-ISY-Ex, 3296
Keyword [en]
Datorteknik, power estimation, RTL power estimation, gate-level power estimation, low power design iteration, Cadence PKS, Mentor Graphics Modelsim
Keyword [sv]
Datorteknik
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-1685OAI: oai:DiVA.org:liu-1685DiVA: diva2:19009
Uppsok
teknik
Available from: 2003-04-11 Created: 2003-04-11

Open Access in DiVA

fulltext(717 kB)1021 downloads
File information
File name FULLTEXT01.pdfFile size 717 kBChecksum SHA-1
dd32449d38c751887cea913f364aa3f779cbf6660fdbf2d34de77b4146cf9dbdd98182bf
Type fulltextMimetype application/pdf

By organisation
Department of Electrical Engineering
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1021 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 417 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf