Low Complexity and Low Power Bit-Serial Multipliers
Independent thesis Basic level (professional degree)Student thesisAlternative title
Bitseriella multiplikatorer med låg komplexitet och låg effektförbrukning (Swedish)
Bit-serial multiplication with a fixed coefficient is commonly used in integrated circuits, such as digital filters and FFTs. These multiplications can be implemented using basic components such as adders, subtractors and D flip-flops. Multiplication with the same coefficient can be implemented in many ways, using different structures. Other studies in this area have focused on how to minimize the number of adders/subtractors, and often assumed that the cost for D flip-flops is neglectable. That simplification has been proved to be far too great, and further not at all necessary. In digital devices low power consumption is always desirable. How to attain this in bit-serial multipliers is a complex problem.
The aim of this thesis was to find a strategy on how to implement bit-serial multipliers with as low cost as possible. An important step was achieved by deriving formulas that can be used to calculate the carry switch probability in the adders/subtractors. It has also been established that it is possible to design a power model that can be applied to all possible structures of bit- serial multipliers.
Place, publisher, year, edition, pages
Institutionen för systemteknik , 2003. , 53 p.
Electronics, bit-serial, multiplier, adder, subtractor, flip-flop, pipelining, latency, power, energy, graph, correlation, switch
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:liu:diva-1751OAI: oai:DiVA.org:liu-1751DiVA: diva2:19077