Power Estimation of High Speed Bit-Parallel Adders
Independent thesis Basic level (professional degree)Student thesisAlternative title
Effektestimering av snabba bitparallella adderare (Swedish)
Fast addition is essential in many DSP algorithms. Various structures have been introduced to speed up the time critical carry propagation. For high throughput applications, however, it may be necessary to introduce pipelining. In this report the power consumption of four different adder structures, with varying word length and different number of pipeline cuts, is compared.
Out of the four adder structures compared, the Kogge-Stone parallel prefix adder proves to be the best choice most of the time. The Brent-Kung parallel prefix adder is also a good choice, but the maximal throughput does not reach as high as the maximal throughput of the Kogge-Stone parallel prefix adder.
Place, publisher, year, edition, pages
Institutionen för systemteknik , 2004. , 79 p.
Electronics, Power simulations, Pipelining, Adder, Ripple carry, Conditional sum, Brent-Kung, Kogge-Stone, Parallel prefix, VHDL, DSP
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:liu:diva-2390OAI: oai:DiVA.org:liu-2390DiVA: diva2:19722