GALS,Design och simulering för FPGA med VHDL
Independent thesis Basic level (professional degree)Student thesisAlternative title
GALS,Design and simulation for FPGA with VHDL (English)
Heat, clock scew and frequency optimization are some of the problems a semiconductor designer must face. By splitting a synchrounous block into multiple pieces which comunicates asynchronously with eachother and provide them with independent clocks, these problems may be reduced.
GALS (Global Asynchronous Local Synchronous) is a wrapper that wraps a synchronous block and provides it with a clock. Multiple GALS-elements will make the whole system. The clockfrequency may be independently adjusted between each block. The clocks may be started and halted independantly depending on the workload.
Describing the system in a hardware language as VHDL, and implement it into an FPGA (Field Programmable Grid Array), makes the development of applications fast and cheap.
Place, publisher, year, edition, pages
Institutionen för systemteknik , 2004.
Electronics, VHDL, GALS, FPGA, Asynchronous, Synthese, Simulation
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:liu:diva-2644OAI: oai:DiVA.org:liu-2644DiVA: diva2:19980