Implementation of a Zero Aware SRAM Cell for a Low Power RAM Generator
Independent thesis Basic level (professional degree), 20 points / 30 hpStudent thesis
In this work, an existing generator for layout of Static Random Access Memory (SRAM) is improved. The tool is completed with a block decoder, which was missing when the thesis started. A feature of generating schematic files is also added. The schematics are important to get a better overview, to test parts properly, and enable Layout versus Schematics (LVS) checks.
The main focus of this thesis work is to implement and evaluate a new SRAM cell, called Zero Aware Asymmetric SRAM cell. This cell saves major power when zeros are stored. Furthermore the pull-up circuit is modified to be less power consuming. Other parts are also modified to fit the new memory cell.
Several minor flaws are corrected in the layout generator. It does still not produce a complete memory without manual interventions, but it does at least create all parts with one command. Several tests, including Design Rule Checks (DRC) and LVS checks, are carried out both on minor and larger parts. Development of documentation that makes it easier for users and developers to use and understand the tool is initiated.
Place, publisher, year, edition, pages
Institutionen för systemteknik , 2005. , 73 p.
Electronics, SRAM, RAM, generator, low-power, layout, Zero Aware
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:liu:diva-371ISRN: LiTH-ISY-EX--05/3746--SEOAI: oai:DiVA.org:liu-371DiVA: diva2:20434
2005-06-09, Nollstället, B, 581 83, Linköping, 15:15