Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems
Independent thesis Basic level (professional degree), 20 points / 30 hpStudent thesis
Embedded computer systems are used as control systems in many products, such as VCRs, digital cameras, washing machines, automobiles, airplanes, etc. As the complexity of embedded applications grows and time-to-market of the products they are used in reduces, designing reliable systems satisfying multiple require-ments is a great challenge. Successful design, nowadays, cannot be performed without good design tools based on powerful design methodologies. These tools should explore different design alternatives to find the best one and do that at high abstraction levels to manage the complexity and reduce the design time.
A design is specified using models. Different models are used at different de-sign stages and abstraction levels. For example, the functionality of an application can be specified using hierarchical functional blocks. However, for such design tasks as mapping and scheduling, a lower-level flat model of interacting processes is needed. Deriving this model from a higher-level model of functional blocks is the main focus of this thesis. Our objective is to develop efficient strategies for such derivations, aiming at producing a process graph specification, which helps the synthesis tasks to find schedulable implementations. We proposed several strategies and evaluated them experimentally.
Place, publisher, year, edition, pages
Institutionen för datavetenskap , 2005. , 59 p.
embedded systems, time-triggered systems, system-level modelling, functional blocks, allocation, process graphs, mapping, scheduling
IdentifiersURN: urn:nbn:se:liu:diva-5106ISRN: LITH-IDA/DS-EX--05/010--SEOAI: oai:DiVA.org:liu-5106DiVA: diva2:21025
2005-11-25, Donald Knuth, B, Linköping University, Linköping, 10:15