liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Implementation and Design of a Bit-Error Generator and Logger for Multi-Gigabit Serial Links
Linköping University, Department of Electrical Engineering.
2006 (English)Independent thesis Basic level (professional degree), 20 points / 30 hpStudent thesis
Abstract [en]

Test Tools are very important in the design of a system. They generally simulate a working environment, only at a higher

speed, or with less frequently occurring test cases. In the verification of protocols based on the Fibre Channel physical layer,

this becomes a necessity, as errors can be non-existent or very unusual in normal operating environments. Most systems need

to be able to handle these unexpected events nonetheless. Therefore, there is a need for a method of introducing these errors

in a controlled way.

A bit error generation and logging tool for two proprietary protocols based on the Fibre Channel physical layer has been

developed. The hardware platform consists mainly of a Virtex II Pro FPGA with accompanying I/O support. Control of the

hardware is handled by a graphical user interface residing on a PC. Communication between the hardware and the PC is

handled with a UART. The final implementation can handle four parallel one way links, or two full duplex links,

independently. This report describes the implementation and the necessary theoretical background for this.

Place, publisher, year, edition, pages
Institutionen för systemteknik , 2006. , 50 p.
Keyword [en]
Bit Error Generation, Fibre Channel, Implementation, FPGA, Virtex II Pro
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-7268ISRN: LiTH-ISY-EX--07/3928--SEOAI: oai:DiVA.org:liu-7268DiVA: diva2:22298
Presentation
2007-01-19, Glashuset, B-huset, Ingång 25, Linköping, 08:15
Uppsok
teknik
Supervisors
Examiners
Available from: 2007-04-02 Created: 2007-04-02

Open Access in DiVA

fulltext(698 kB)1752 downloads
File information
File name FULLTEXT01.pdfFile size 698 kBChecksum MD5
8421834938bd7e34a5d0e92fc6ebbe9b6a3bcc3cba3b8473c770f4e607e1cc1a75f62160
Type fulltextMimetype application/pdf

By organisation
Department of Electrical Engineering
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1752 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 338 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf