liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A New Mesochronous Clocking Scheme for Synchronization in SoC
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
2004 (English)In: Proceedings of the 2004 International Symposium on Circuits and Systems(ISCAS), 2004, Vol. 6, 605-608 p.Conference paper, Published paper (Refereed)
Abstract [en]

Future System-on-Chips (SoCs) need a new strategy for synchronization and clocking. In large-scale and high-speed systems, the traditional globally synchronous approach is not longer viable, due to severe wire delays. Instead new solutions as "Globally Asynchronous, Locally Synchronous" (GALS) approaches have been proposed. We propose to replace the GALS approach with a mesochronous clocking principle. In this paper we present such an approach together with a circuit solution in 0.18 μm CMOS process that allows clocking frequencies up to 5 GHz.

Place, publisher, year, edition, pages
2004. Vol. 6, 605-608 p.
Series
, ISSN 1057-7122
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-14042OAI: oai:DiVA.org:liu-14042DiVA: diva2:22517
Available from: 2006-10-05 Created: 2006-10-05 Last updated: 2009-05-27
In thesis
1. Circuit Techniques for On-Chip Clocking and Synchronization
Open this publication in new window or tab >>Circuit Techniques for On-Chip Clocking and Synchronization
2006 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

Today’s microprocessors with millions of transistors perform high-complexity computing at multi-gigahertz clock frequencies. The ever-increasing chip size and speed call for new methodologies in clock distribution network. Conventional global synchronization techniques exhibit many drawbacks in the advanced VLSI chips such as high-speed microprocessors. A significant percentage of the total power consumption in a microprocessor is dissipated in the clock distribution network. Also since the chip dimensions increase, clock skew management becomes very challenging in the framework of conventional methodology. Long interconnect delays limit the maximum clock frequency and become a bottleneck for future microprocessor design. In such a situation, new alternative techniques for synchronization in system-on-chip are demanded.

This thesis presents new alternatives for traditional clocking and synchronization methods, in which, speed and power consumption bottlenecks are treated. For this purpose, two new techniques based on mesochronous synchronization and resonant clocking are investigated. The mesochronous synchronization technique deals with remedies for skew and delay management. Using this technique, clock frequency up to 5 GHz for on-chip communication is achievable in 0.18-μm CMOS process. On the other hand the resonant clocking solves significant power dissipation problem in the clock network. This method shows a great potential in power saving in very large-scale integrated circuits. According to measurements, 2.3X power saving in clock distribution network is achieved in 130-nm CMOS process. In the resonant clocking, oscillator plays a crucial role as a clock generator. Therefore an investigation about oscillators and possible techniques for jitter and phase noise reduction in clock generators has been done in this research framework. For this purpose a study of injection locking phenomenon in ring oscillators is presented. This phenomenon can be used as a jitter suppression mechanism in the oscillators. Also a new implementation of the DLL-based clock generators using ring oscillators is presented in 130-nm CMOS process. The measurements show that this structure operates in the frequency range of 100 MHz-1.5 GHz, and consumes less power and area compared to the previously reported structures. Finally a new implementation of a 1.8-GHz quadrature oscillator with wide tuning range is presented. The quadrature oscillators potentially can be used as future clock generators where multi-phase clock is needed.

Place, publisher, year, edition, pages
Institutionen för systemteknik, 2006. 58 p.
Series
Linköping Studies in Science and Technology. Thesis, ISSN 0280-7971 ; 1241
Keyword
Clocking-Synchronization-CMOS-Integrated Circuit
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
urn:nbn:se:liu:diva-7505 (URN)91-85497-44-4 (ISBN)
Presentation
2006-04-11, Glashuset, House B, Campus Valla, Campus Valla, Linköpings universitet, 00:00 (English)
Opponent
Supervisors
Note
Report code: LiU-TEK-LIC-2006:22Available from: 2006-10-05 Created: 2006-10-05 Last updated: 2009-03-30

Open Access in DiVA

No full text

Other links

Link to articleLink to Licentiate Thesis

Authority records BETA

Mesgarzadeh, BehzadSvensson, ChristerAlvandpour, Atila

Search in DiVA

By author/editor
Mesgarzadeh, BehzadSvensson, ChristerAlvandpour, Atila
By organisation
Electronic DevicesThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 160 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf