liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Process Variation Tolerant Technique for sub-70 nm Latches and Flip-Flops
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA.
Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA.
2005 (English)In: Proceedings of the 23rd IEEE NORCHIP Conference, Oulu, Finland, November 2005, 2005, 149-152 p.Conference paper, Published paper (Other academic)
Abstract [en]

 

This paper describes a sub-70nm circuit technique

that compensates the impact of the increasingly large

process variations on latches and flip-flops. In contrast

to the traditional design for worst-case process corners,

we utilize a variable keeper circuit that preserves the

robustness of storage nodes across the process corners,

without degrading the overall chip performance. Power

and delay improvements of 7 % and 12 % respectively

have been observed for wide static MUX-latch circuits in

a 65nm CMOS technology. Moreover, the proposed

technique enables functional flip-flops with weak uninterrupted

keepers leading to over 9 % clock power

reduction.

Place, publisher, year, edition, pages
2005. 149-152 p.
Keyword [en]
CMOS, process variation, keepers, latches, flip-flop, closk power
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-14066OAI: oai:DiVA.org:liu-14066DiVA: diva2:22559
Available from: 2006-10-09 Created: 2006-10-09 Last updated: 2009-05-18
In thesis
1. Low-Power Multi-GHz Circuit Techniques for On-chip Clocking
Open this publication in new window or tab >>Low-Power Multi-GHz Circuit Techniques for On-chip Clocking
2006 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

The impressive evolution of modern high-performance microprocessors have resulted in chips with over one billion transistors as well as multi-GHz clock frequencies. As the silicon integrated circuit industry moves further into the nanometer regime, three of the main challenges to overcome in order for continuing CMOS technology scaling are; growing standby power dissipation, increasing variations in process parameters, and increasing power dissipation due to growing clock load and circuit complexity. This thesis addresses all three of these future scaling challenges with the overall focus on reducing the total clock-power for low-power, multi-GHz VLSI circuits.

Power-dissipation related to the clock generation and distribution is identified as the dominating contributor of the total active power dissipation. This makes novel power reduction techniques crucial in future VLSI design. This thesis describes a new energy-recovering clocking technique aimed at reducing the total chip clock-power. The proposed technique consumes 2.3x lower clock-power compared to conventional clocking at a clock frequency of 1.56 GHz.

Apart from increasing power dissipation due to leakage also the robustness constraints for circuits are impacted by the increasing leakage. To improve the leakage robustness for sub-90 nm low clock load dynamic flip-flops a novel keeper technique is proposed. The proposed keeper utilizes a scalable and simple leakage compensation technique. During any low frequency operation, the flip-flop is configured as a static flip-flop with increased functional robustness.

In order to compensate the impact of the increasingly large process variations on latches and flip-flops, a reconfigurable keeper technique is presented in this thesis. In contrast to the traditional design for worst-case process corners, a variable keeper circuit is utilized. The proposed reconfigurable keeper preserves the robustness of storage nodes across the process corners without degrading the overall chip performance.

Place, publisher, year, edition, pages
Institutionen för systemteknik, 2006. 112 p.
Series
Linköping Studies in Science and Technology. Thesis, ISSN 0280-7971 ; 1240
Keyword
CMOS, low-power, high-performance, flip-flop, clocking, leakage-compensation, process-variation
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
urn:nbn:se:liu:diva-7545 (URN)91-85497-39-8 (ISBN)
Presentation
2006-03-28, Glashuset, B-huset, Campus Valla, Linköpings universitet, Linköping, 13:15 (English)
Opponent
Supervisors
Note
Report code: LiU-TEK-LIC-2006:21.Available from: 2006-10-09 Created: 2006-10-09 Last updated: 2010-01-14

Open Access in DiVA

No full text

Other links

Link to paperLink to Licentiate thesis

Authority records BETA

Hansson, MartinAlvandpour, Atila

Search in DiVA

By author/editor
Hansson, MartinAlvandpour, Atila
By organisation
Electronic DevicesThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 109 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf