Design of circuits for a robust clocking scheme
2004 (English)In: Proc. 12th Mediterranean Electrotechnical Conf., MELECON'04, 2004, Vol. 1, 185-188 p.Conference paper (Refereed)
The design of a clock distribution network in a digital integrated circuit is challenging in terms of obtaining low power consumption, low waveform degradation, low clock skew and low simultaneous switching noise. In this work we aim at alleviating these design restrictions by using a clock buffer with reduced size and a D flip-flop circuit with relaxed constraints on the rise and fall times of the clock. According to simulations the energy dissipation of a D flip-flop, implemented in a 0.35 μm process, increases with only 21% when the fall time of the clock is increased from 0.05 ns to 7.0 ns. Considering that smaller clock buffers can be used there is a potential of power savings by using the suggested clocking scheme.
Place, publisher, year, edition, pages
2004. Vol. 1, 185-188 p.
buffer circuits, circuit noise, circuit simulation, clocks, digital integrated circuits, flip-flops, integrated circuit modelling, low-power electronics
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:liu:diva-14443DOI: 10.1109/MELCON.2004.1346804ISBN: 0-7803-8271-4OAI: oai:DiVA.org:liu-14443DiVA: diva2:23512