Evaluation of a clocking strategy with relaxed constraints on clock edges
2004 (English)In: Proc. TENCON'04, 2004, Vol. 4, 411-414 p.Conference paper (Refereed)
A strategy that aims at relaxing the design of the clock network in digital circuits is evaluated through simulations and measurements on a test circuit. In the strategy a clock with long rise and fall times is used in conjunction with a D flip-flop that operates well with this clock. The test circuit consists of a digital FIR filter and a clock buffer with adjustable driving strength. It was designed and manufactured in a 0.35 μm CMOS process. The energy dissipation of the circuit increased 14% when the rise and fall times of the clock increased from 0.5 ns to 10 ns. The corresponding increase in propagation delay was less than 0.5 ns, i.e. an increase of 50% in propagation delay of the register. The results in this paper show that the clocking strategy can be implemented with low costs of power and speed.
Place, publisher, year, edition, pages
2004. Vol. 4, 411-414 p.
CMOS logic circuits, FIR filters, clocks, delays, flip-flops
National CategoryOther Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:liu:diva-14444DOI: 10.1109/TENCON.2004.1414957ISBN: 0-7803-8560-8OAI: oai:DiVA.org:liu-14444DiVA: diva2:23513