liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Geometry optimization in basic CMOS cells for improved power, leakage, and noise performances
Centro Nacional de Microelectronica, Universidad de Sevilla.
Centro Nacional de Microelectronica, Universidad de Sevilla.
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
2008 (English)In: Proc. Int. Conf. Advances in Electronics and Micro-electronics, ENICS'08, IEEE , 2008, 48-53 p.Conference paper, Published paper (Refereed)
Abstract [en]

The rising demand for portable system is increasing the importance of low power as a design consideration. In this sense, leakage power is increasing much faster than dynamic power at smaller dimensions. Peak values of supply current are related to noise injected into the substrate and/or propagated through supply network, limiting the performances of the sensitive analog and RF portions of mixed-signal circuits. This paper analyses how these three aspects, dynamic power, leakage power and peak power, can be considered together, optimizing the sizing and design of basic cells, with a reduced degradation in performances. The suited sizing of basic cells, show the benefits of the proposed technique, validated through simulation results on 130 nm nand, nor and inverter cells.

Place, publisher, year, edition, pages
IEEE , 2008. 48-53 p.
Keyword [en]
CMOS integrated circuits, circuit optimization, circuit simulation, geometry, low-power electronics, mixed analog-digital integrated circuits, power supply circuits
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-21832DOI: 10.1109/ENICS.2008.26ISBN: 978-0-7695-3370-4 (print)OAI: oai:DiVA.org:liu-21832DiVA: diva2:241804
Conference
2008 International Conference on Advances in Electronics and Micro-electronics
Available from: 2009-10-05 Created: 2009-10-05 Last updated: 2013-11-26

Open Access in DiVA

No full text

Other links

Publisher's full textIEEE Xplore

Authority records BETA

Vesterbacka, Mark

Search in DiVA

By author/editor
Vesterbacka, Mark
By organisation
Electronics SystemThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 110 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf