liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
An Integrated Technique for Test Vector Selection and Test Scheduling under Test Time Constraint
IDA Linköpings Universitet.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2004 (English)In: 2004 IEEE Asian Test Symposium ATS 2004,2004, Kenting, Taiwan: IEEE Computer Society Press , 2004, 254- p.Conference paper (Refereed)
Abstract [en]

The quality of test is highly related to the number of faults that can be detected during the testing (fault coverage) and the defect probability of each testable unit. High test quality is reached by applying an excessive number of good test vectors, however, such a high test data volume can be problematic to fit in the ATE's (automatic test equipment) limited memory. We therefore propose, for core-based designs, a scheme that selects test vectors for each core, and schedule the test vectors in such a way that the test quality is maximized under a given test time constraint given by the ATE memory depth.

Place, publisher, year, edition, pages
Kenting, Taiwan: IEEE Computer Society Press , 2004. 254- p.
Keyword [en]
testing, fault coverage, defect probabilities, embedded systems
National Category
Computer Science
URN: urn:nbn:se:liu:diva-23194Local ID: 2604OAI: diva2:243508
Available from: 2009-10-07 Created: 2009-10-07

Open Access in DiVA

No full text

Other links

Search in DiVA

By author/editor
Larsson, Erik
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 14 hits
ReferencesLink to record
Permanent link

Direct link