liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
An Improved Estimation Methodology for Hybrid BIST Cost Calculation
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Dept. Computer Engineering Tallinn University of Technology.
Dept. Computer Engineering Tallinn University of Technology.
2004 (English)In: IEEE Norchip 2004,2004, 2004, 297-300 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper presents an improved estimation methodology for hybrid BIST cost calculation. In a hybrid BIST approach the test set is assembled from pseudorandom and deterministic test patterns. The efficiency of the hybrid BIST approach is largely determined by the ratio of those test patterns in the final test set. Unfortunately exact algorithms for finding the test sets are computationally very expensive. Therefore in this paper we propose an improved estimation methodology for fast calculation of the hybrid test set. The methodology is based on real fault simulation results and experimental results have shown that the method is more accurate than the statistical method proposed earlier.

Place, publisher, year, edition, pages
2004. 297-300 p.
Keyword [en]
BIST, testing, cost calculation
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-23197DOI: 10.1109/NORCHP.2004.1423882Local ID: 2608ISBN: 0-7803-8510-1 (print)OAI: oai:DiVA.org:liu-23197DiVA: diva2:243511
Conference
IEEE Norchip 2004
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2013-08-16

Open Access in DiVA

No full text

Other links

Publisher's full texthttp://www.ida.liu.se/labs/eslab/publications/pap/db/norchip04.pdf

Authority records BETA

Jervan, GertPeng, Zebo

Search in DiVA

By author/editor
Jervan, GertPeng, Zebo
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 76 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf