liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Defect-Aware SOC Test Scheduling
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
LIRMM Montpellier 2 University, CNRS.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2004 (English)In: 2004 IEEE VLSI Test Symposium VTS04,2004, Napa Valley, USA: IEEE Computer Society Press , 2004, 359- p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper we address the test scheduling problem for system-on-chip designs. Different from previous approaches where it is assumed that all tests will be performed until completion, we consider the cases where the test process will be terminated as soon as a defect is detected. This is common practice in production test of chips. The proposed technique takes into account the probability of defect-detection by a test in order to schedule the tests so that the expected total test time will be minimized. We investigate different test bus structures, test scheduling strategies (sequential scheduling vs. Concurrent scheduling), and test set assumptions (fixed test time vs. Flexible test time). We have also made experiments to illustrate the efficiency of taking defect probability into account during test scheduling.

Place, publisher, year, edition, pages
Napa Valley, USA: IEEE Computer Society Press , 2004. 359- p.
Keyword [en]
system-on-chip, defect-detection, test scheduling, sequential scheduling, concurrent scheduling, defect probabilities
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-23273DOI: 10.1109/VTEST.2004.1299265Local ID: 2697ISBN: 0-7695-2134-7 (print)OAI: oai:DiVA.org:liu-23273DiVA: diva2:243587
Conference
2004 IEEE VLSI Test Symposium VTS04
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2013-08-16

Open Access in DiVA

No full text

Other links

Publisher's full texthttp://www.ida.liu.se/labs/eslab/publications/pap/db/vts04.pdf

Authority records BETA

Larsson, ErikPeng, Zebo

Search in DiVA

By author/editor
Larsson, ErikPeng, Zebo
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 92 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf