Optimal System-on-Chip Test Scheduling
2003 (English)In: 12th IEEE Asian Test Symposium ATS03,2003, Xian, China: IEEE Computer Society Press , 2003, 306- p.Conference paper (Refereed)
In this paper, we show that the scheduling of tests on the test access mechanism (TAM) is equivalent to independent job scheduling on identical machines and we make use of an existing preemptive scheduling algorithm to produce an optimal solution in linear time. We extend the algorithm to handle (1) test conflicts due to interconnection tests and (2) cases when a test limits an optimal usage of the TAM by using reconfigurable core test wrappers. Our extensions preserve the production of an optimal solution in respect to test time and minimizes the number of wrapper configurations as well as the TAM usage at each core, which implicitly minimizes the TAM routing. Experiments with our implementation shows its efficiency in comparison with previous approaches.
Place, publisher, year, edition, pages
Xian, China: IEEE Computer Society Press , 2003. 306- p.
test scheduling, test access mechanisms, TAM, test conflicts, test wrappers, TAM routing
National CategoryComputer Science
IdentifiersURN: urn:nbn:se:liu:diva-23320Local ID: 2750OAI: oai:DiVA.org:liu-23320DiVA: diva2:243634