Hybrid BIST Time Minimization for Core-Based Systems with STUMPS Architecture
2003 (English)In: 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT03,2003, Cambridge, MA, USA: IEEE Computer Society Press , 2003, 225- p.Conference paper (Refereed)
This paper presents a solution to the test time minimization problem for core-based systems that contain sequential cores with STUMPS architecture. We assume a hybrid BIST approach, where a test set is assembled, for each core, from pseudorandom test patterns that are generated online, and deterministic test patterns that are generated off-line and stored in the system. We propose a methodology to find the optimal combination of pseudorandom and deterministic test sets of the whole system, consisting of multiple cores, under given memory constraints, so that the total test time is minimized. Our approach employs a fast estimation methodology in order to avoid exhaustive search and to speed-up the calculation process. Experimental results have shown the efficiency of the algorithm to find near optimal solutions.
Place, publisher, year, edition, pages
Cambridge, MA, USA: IEEE Computer Society Press , 2003. 225- p.
testing, STUMPS architecture, test time minimization, core-based systems, pseudorandon patterns, deterministic patterns, memory constraints
IdentifiersURN: urn:nbn:se:liu:diva-23324Local ID: 2754OAI: oai:DiVA.org:liu-23324DiVA: diva2:243638