liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Scheduling and Mapping of Conditional Task Graph for the Synthesis of Low Power Embedded Systems
Dept. of Electronics and Computer Science University of Southampton.
Dept. of Electronics and Computer Science University of Southampton.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2003 (English)In: IEE Proceedings - Computers and digital Techniques, ISSN 1350-2387, E-ISSN 1359-7027, Vol. 150, no 5, 302-312 p.Article in journal (Refereed) Published
Abstract [en]

A dynamic voltage scaling (DVS) technique for embedded systems expressed as conditional task graphs (CTGs) is described. The idea is to identify and exploit the available worst case slack time, taking into account the conditional behaviour of CTGs. Also the effect of combining a genetic algorithm based mapping with the DVS technique is examined and it is shown that further energy reduction can be achieved. The techniques are tested on a number of CTGs including a real-life example. The results show that the DVS technique can be applied to CTGs with an energy saving of up to 24%. Furthermore, it is shown that savings of up to 51% are achieved by considering during the mapping optimisation. Finally, the impact of communications and communication link selection on the scheduling and mapping technique is investigated and results are reported.

Place, publisher, year, edition, pages
2003. Vol. 150, no 5, 302-312 p.
Keyword [en]
dynamic voltage scaling, DVS, embedded systems, energy reduction, genetic algorithm, conditional task graphs, mapping optimization
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-23329Local ID: 2759OAI: oai:DiVA.org:liu-23329DiVA: diva2:243643
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2017-12-13

Open Access in DiVA

No full text

Other links

http://www.ida.liu.se/labs/eslab/publications/pap/db/iee03_wu.pdf

Authority records BETA

Eles, Petru Ion

Search in DiVA

By author/editor
Eles, Petru Ion
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
In the same journal
IEE Proceedings - Computers and digital Techniques
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 107 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf