liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling
ESLAB, IDA Linköpings Universitet.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
LIRMM Montpellier 2 University.
Show others and affiliations
2003 (English)In: IEEE European Test Workshop 2003 ETW03,2003, Maastricht, The Netherlands: IEEE Computer Society Press , 2003, 51- p.Conference paper, Published paper (Refereed)
Abstract [en]

Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it supports also the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed, and the proposed architecture and heuristic are validated with experiments.

Place, publisher, year, edition, pages
Maastricht, The Netherlands: IEEE Computer Society Press , 2003. 51- p.
Keyword [en]
test application time, system-on-chip, SOC, wrapper, test access mechanism, TAM, P1500 restrictions, TestBus architecture, test conflicts
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-23333Local ID: 2764OAI: oai:DiVA.org:liu-23333DiVA: diva2:243647
Available from: 2009-10-07 Created: 2009-10-07

Open Access in DiVA

No full text

Other links

http://www.ida.liu.se/labs/eslab/publications/pap/db/etw03_formal.pdf

Authority records BETA

Larsson, ErikPeng, Zebo

Search in DiVA

By author/editor
Larsson, ErikPeng, Zebo
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 111 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf