Defect Probability-based System-On-Chip Test Scheduling
2003 (English)In: 6th IEEE International Workshop on Design and Diagnostics of Electronics Circuits and Systems DDECS03,2003, 2003, 25-32 p.Conference paper (Refereed)
In this paper we address the test scheduling problem for system-on-chip. Different from previous approaches where it is assumed that all tests will be performed until completion, we consider the cases where the test process will be terminated as soon as a defect is detected. This is common practice in production test of chips. The proposed technique takes into account the probability of defect-detection by a test set in order to schedule the test sets so that the expected total test time will be minimized. It supports different test bus structures, test scheduling strategies (sequential scheduling vs. Concurrent scheduling), and test set assumptions (fixed test time vs. Flexible test time). Several heuristic algorithms have been developed and experiments performed to demonstrate their efficiency.
Place, publisher, year, edition, pages
2003. 25-32 p.
system-on-chip, testing, defect-detection, sequential scheduling, concurrent scheduling
National CategoryComputer Science
IdentifiersURN: urn:nbn:se:liu:diva-23336Local ID: 2767OAI: oai:DiVA.org:liu-23336DiVA: diva2:243650