Test Cost Minimization for Hybrid BIST
2000 (English)In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT2000,2000, Yamanashi, Japan: IEEE Computer Society Press , 2000, 283-291 p.Conference paper (Refereed)
This paper describes a hybrid BIST solution for testing systems-on-chip which combines pseudorandom test patterns with stored deterministic test patterns. A method is proposed to find the optimal balance between pseudorandom and stored test patterns to perform core test with minimum time and memory, without losing test quality. Two accurate algorithms are proposed for finding the optimal time-moment to stop pseudorandom test generation and to apply stored patterns. To speed up the optimization procedure, a method is proposed for fast estimation of the expected cost for different possible solutions with very low computational cost. Experimental results have demonstrated the feasibility of the proposed approach for cost optimization of hybrid BIST.
Place, publisher, year, edition, pages
Yamanashi, Japan: IEEE Computer Society Press , 2000. 283-291 p.
hybrid BIST, testing systems-on-chip, pseudorandom test patterns, deterministic test patterns, test quality
IdentifiersURN: urn:nbn:se:liu:diva-23384DOI: 10.1109/DFTVS.2000.887168Local ID: 2824ISBN: 0-7695-0719-0OAI: oai:DiVA.org:liu-23384DiVA: diva2:243698
IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 25-27 October 2000, Yamanashi, Japan