liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Definitions of Equivalence for Transformational Synthesis of Embedded Systems
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2000 (English)In: 6th International Conference on Engineering of Complex Computer Systems ICECCS 2000,2000, Tokyo, Japan: IEEE Computer Society Press , 2000, 134-142 p.Conference paper, Published paper (Refereed)
Abstract [en]

Design of embedded systems is a complex task that requires design cycles founded upon formal notation, so that the synthesis from specification to implementation can be carried out systematically. In this paper we present a computational model for embedded systems based on Petri nets called PRES+. It includes an explicit notion of time and allows a concise formulation of models. Tokens, in our notation, hold information and transitionsÑwhen firedÑperform transformation of data. Based on this model we define several notions of equivalence (reachable, behavioral, time, and total), which provide the framework for transformational synthesis of embedded systems. Different representations of an Ethernet network coprocessor are studied in order to illustrate the applicability of PRES+ and the definitions of equivalence on practical systems.

Place, publisher, year, edition, pages
Tokyo, Japan: IEEE Computer Society Press , 2000. 134-142 p.
Keyword [en]
formal verification, embedded system design, petri nets, PRES+, modeling
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-23386DOI: 10.1109/ICECCS.2000.873937Local ID: 2826ISBN: 0-7695-0583-X (print)OAI: oai:DiVA.org:liu-23386DiVA: diva2:243700
Conference
Sixth IEEE International Conference on Engineering of Complex Computer Systems, 11-14 September 2000, Tokyo, Japan
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2014-12-19

Open Access in DiVA

No full text

Other links

Publisher's full texthttp://www.ida.liu.se/labs/eslab/publications/pap/db/ICECCS00.pdf

Authority records BETA

Cortes, Luis-AlejandroEles, Petru IonPeng, Zebo

Search in DiVA

By author/editor
Cortes, Luis-AlejandroEles, Petru IonPeng, Zebo
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 113 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf